summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/dcp847ske/early_southbridge.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-12-13 08:36:20 +0100
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-12-19 04:30:29 +0000
commitaa57187f8220734dea52a6155361c1c7f9cadb2d (patch)
tree5260b0817385f8c29a3aeabcf40f4828a97184fe /src/mainboard/intel/dcp847ske/early_southbridge.c
parente5476db4aa9840d0e5b637212aad1423342b00f9 (diff)
downloadcoreboot-aa57187f8220734dea52a6155361c1c7f9cadb2d.tar.gz
coreboot-aa57187f8220734dea52a6155361c1c7f9cadb2d.tar.bz2
coreboot-aa57187f8220734dea52a6155361c1c7f9cadb2d.zip
mb/*/*/early_init.c: Remove unused <device/pci_{def,ops}.h>
Change-Id: I4cd9d22d2105c270a3d1e8a0be40b594c7c8b226 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37687 Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/intel/dcp847ske/early_southbridge.c')
-rw-r--r--src/mainboard/intel/dcp847ske/early_southbridge.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/mainboard/intel/dcp847ske/early_southbridge.c b/src/mainboard/intel/dcp847ske/early_southbridge.c
index 9cdcd5dec294..5610301fb3c5 100644
--- a/src/mainboard/intel/dcp847ske/early_southbridge.c
+++ b/src/mainboard/intel/dcp847ske/early_southbridge.c
@@ -19,8 +19,6 @@
#include <bootblock_common.h>
#include <stdint.h>
#include <cf9_reset.h>
-#include <device/pci_ops.h>
-#include <device/pci_def.h>
#include <console/console.h>
#include <northbridge/intel/sandybridge/raminit_native.h>
#include <southbridge/intel/bd82x6x/pch.h>