summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/icelake_rvp/board_info.txt
diff options
context:
space:
mode:
authorAamir Bohra <aamir.bohra@intel.com>2018-06-29 22:33:25 +0530
committerPatrick Georgi <pgeorgi@google.com>2018-10-26 11:22:04 +0000
commit3c37b5a682f95d1f7efcf6aa798079fdeb6b2016 (patch)
treee28ddb91b1e4038efbce9fad2b0ffa61413875f4 /src/mainboard/intel/icelake_rvp/board_info.txt
parente9e08ceb3c89c5d1c4bfea1e403d061aea237a2b (diff)
downloadcoreboot-3c37b5a682f95d1f7efcf6aa798079fdeb6b2016.tar.gz
coreboot-3c37b5a682f95d1f7efcf6aa798079fdeb6b2016.tar.bz2
coreboot-3c37b5a682f95d1f7efcf6aa798079fdeb6b2016.zip
mainboard/intel/icelake_rvp: Do initial mainboard commit
Clone entirely from mainboard/intel/cannonlake_rvp commit id: af89f49b83260a04dece84b34e97560fb85d29ae List of changes on top off initial cannonlake_rvp clone 1. Rename "Cannonlake" with "Icelake". 2. Replace "cannonlake_rvp" with "icelake_rvp". 3. Rename "cnl" with "icl". 4. Remove unwanted SPD file, will add correct SPD with mainboard patches. 5. Remove NHLT related implementation. 6. Remove FSP configs, will add once FSP headers are available. 7. Removed smihandler.c, will add later if needed. Change-Id: I875972d1fb2f630bf5eb29bd955c484e7f9aa415 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Signed-off-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-on: https://review.coreboot.org/29164 Reviewed-by: Naresh Solanki <naresh.solanki@intel.com> Reviewed-by: Rizwan Qureshi <rizwan.qureshi@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/intel/icelake_rvp/board_info.txt')
-rw-r--r--src/mainboard/intel/icelake_rvp/board_info.txt6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/mainboard/intel/icelake_rvp/board_info.txt b/src/mainboard/intel/icelake_rvp/board_info.txt
new file mode 100644
index 000000000000..48ec997d1be2
--- /dev/null
+++ b/src/mainboard/intel/icelake_rvp/board_info.txt
@@ -0,0 +1,6 @@
+Vendor name: Intel
+Board name: Icelake rvp
+Category: eval
+ROM protocol: SPI
+ROM socketed: n
+Flashrom support: y