diff options
| author | Lijian Zhao <lijian.zhao@intel.com> | 2019-01-11 07:54:48 -0800 |
|---|---|---|
| committer | Nico Huber <nico.h@gmx.de> | 2019-01-11 18:59:21 +0000 |
| commit | 64925b5128d8ed27bd1780f6cb25805aecc659e6 (patch) | |
| tree | 1f82ad27170650310126751cab059b649d07d3c4 /src/mainboard/intel/saddlebrook | |
| parent | dd217362d44f197b08fa69f3c2c14e743e1bc90b (diff) | |
| download | coreboot-64925b5128d8ed27bd1780f6cb25805aecc659e6.tar.gz coreboot-64925b5128d8ed27bd1780f6cb25805aecc659e6.tar.bz2 coreboot-64925b5128d8ed27bd1780f6cb25805aecc659e6.zip | |
soc/mainboard: Update mainboard UART Kconfig
After f5ca922 (Untangle CBFS microcode updates) got merged, all
mainboard using intel apollolake, cannonlake, coffeelake, glk,
kabylake, skylake, icelake and whiskeylake get affected.
Using INTEL_LPSS_UART_FOR_CONSOLE instead of UART_DEBUG
and set default console for each platform.
BUG=N/A
TEST=Build and test on Sarien platform, by default we can still get
console from cbmem, and enable CONSOLE_SERIAL can get logs from UART
port 2.
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
Change-Id: I550a00144cff21420537bb161c64e7a132c5d2de
Reviewed-on: https://review.coreboot.org/c/30853
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Reviewed-by: Bora Guvendik <bora.guvendik@intel.com>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/mainboard/intel/saddlebrook')
| -rw-r--r-- | src/mainboard/intel/saddlebrook/Kconfig | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mainboard/intel/saddlebrook/Kconfig b/src/mainboard/intel/saddlebrook/Kconfig index c8113d27b135..650d4deb88e9 100644 --- a/src/mainboard/intel/saddlebrook/Kconfig +++ b/src/mainboard/intel/saddlebrook/Kconfig @@ -24,6 +24,7 @@ config BOARD_SPECIFIC_OPTIONS select HAVE_ACPI_RESUME select HAVE_ACPI_TABLES select HAVE_OPTION_TABLE + select INTEL_LPSS_UART_FOR_CONSOLE select SERIRQ_CONTINUOUS_MODE select SKYLAKE_SOC_PCH_H select SOC_INTEL_SKYLAKE |