summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/wtm2/romstage.c
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@chromium.org>2013-08-12 14:11:39 -0700
committerPatrick Georgi <patrick@georgi-clan.de>2013-12-21 12:02:53 +0100
commit8818b9d0d416b42f6d88307a93cf98825f1413da (patch)
tree6c0294570ae4df83e7ccbe7181a6974241d00b54 /src/mainboard/intel/wtm2/romstage.c
parent3106d0ffce85fe07feefb5c488802aab8e9b42f6 (diff)
downloadcoreboot-8818b9d0d416b42f6d88307a93cf98825f1413da.tar.gz
coreboot-8818b9d0d416b42f6d88307a93cf98825f1413da.tar.bz2
coreboot-8818b9d0d416b42f6d88307a93cf98825f1413da.zip
wtm2: disable SDcard USB port
This is causing hangs in depthcharge (again?) so for now turn that port off so the resulting coreboot images are at least useful. Change-Id: I32c7774a95b0020b97105e0fa42c21ccb617c718 Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://gerrit.chromium.org/gerrit/65615 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/4467 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
Diffstat (limited to 'src/mainboard/intel/wtm2/romstage.c')
-rw-r--r--src/mainboard/intel/wtm2/romstage.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/intel/wtm2/romstage.c b/src/mainboard/intel/wtm2/romstage.c
index c4cce2e2c1d8..eacfb46c786c 100644
--- a/src/mainboard/intel/wtm2/romstage.c
+++ b/src/mainboard/intel/wtm2/romstage.c
@@ -115,7 +115,7 @@ void mainboard_romstage_entry(unsigned long bist)
USB_PORT_FRONT_PANEL },
{ 0x40, 1, USB_OC_PIN_SKIP, /* P6: */
USB_PORT_FRONT_PANEL },
- { 0x40, 1, USB_OC_PIN_SKIP, /* P7: */
+ { 0x40, 0, USB_OC_PIN_SKIP, /* P7: */
USB_PORT_FRONT_PANEL },
},
usb3_ports: {