summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2021-12-05 02:45:51 +0100
committerFelix Singer <felixsinger@posteo.net>2021-12-09 21:53:58 +0000
commit8474f4dc9bfd46bcb111cd3257006057b46d7f08 (patch)
treeb838a509b572a575c18a65c349d685dab01bcb86 /src/mainboard/intel
parent83d54c30fae74a869288e38ad782c384b1621b6b (diff)
downloadcoreboot-8474f4dc9bfd46bcb111cd3257006057b46d7f08.tar.gz
coreboot-8474f4dc9bfd46bcb111cd3257006057b46d7f08.tar.bz2
coreboot-8474f4dc9bfd46bcb111cd3257006057b46d7f08.zip
soc/intel/tigerlake: Drop unused SataEnable setting
`SataEnable` is set by some boards, but it doesn't have any effect since its related FSP option is hooked up to the devicetree state. Thus, drop it. Change-Id: Id645bfcade7ca1d495fb8df538113b3d10392a82 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/59884 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/intel')
0 files changed, 0 insertions, 0 deletions