summaryrefslogtreecommitdiffstats
path: root/src/mainboard/lenovo/t400/devicetree.cb
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2020-03-21 20:35:12 +0100
committerNico Huber <nico.h@gmx.de>2020-03-29 18:10:50 +0000
commitb0b25c8e9cd7950e87167a2558f4645a3479e80c (patch)
treef0c689b35b31626054572663e8be1f740b0dc4a4 /src/mainboard/lenovo/t400/devicetree.cb
parent9af0b15e95e074ae6a433598e8ccee5233173c88 (diff)
downloadcoreboot-b0b25c8e9cd7950e87167a2558f4645a3479e80c.tar.gz
coreboot-b0b25c8e9cd7950e87167a2558f4645a3479e80c.tar.bz2
coreboot-b0b25c8e9cd7950e87167a2558f4645a3479e80c.zip
drivers/intel/gma/acpi: Provide default definition for displays
Use it wherever the standard numbers were copied to. Bit 31 is set at runtime unconditionally, so we don't need it here. Change-Id: I0d853c3b8250a2c7b2d1a91985a555e4b17ad76c Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39731 Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/lenovo/t400/devicetree.cb')
-rw-r--r--src/mainboard/lenovo/t400/devicetree.cb4
1 files changed, 1 insertions, 3 deletions
diff --git a/src/mainboard/lenovo/t400/devicetree.cb b/src/mainboard/lenovo/t400/devicetree.cb
index a61d84eba6b9..5886aff48ca7 100644
--- a/src/mainboard/lenovo/t400/devicetree.cb
+++ b/src/mainboard/lenovo/t400/devicetree.cb
@@ -1,14 +1,12 @@
chip northbridge/intel/gm45
# IGD Displays
- register "gfx.ndid" = "3"
- register "gfx.did" = "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }"
+ register "gfx" = "GMA_STATIC_DISPLAYS(1)"
register "gpu_panel_power_up_delay" = "250" # T1+T2: 25ms
register "gpu_panel_power_down_delay" = "250" # T3: 25ms
register "gpu_panel_power_backlight_on_delay" = "2500" # T5: 250ms
register "gpu_panel_power_backlight_off_delay" = "2500" # Tx: 250ms
register "gpu_panel_power_cycle_delay" = "3" # T4: 200ms
- register "gfx.use_spread_spectrum_clock" = "1"
device cpu_cluster 0 on
chip cpu/intel/socket_p