summaryrefslogtreecommitdiffstats
path: root/src/mainboard/lenovo/t430s
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2022-11-12 14:51:49 +0100
committerPaul Fagerburg <pfagerburg@chromium.org>2023-02-04 01:42:39 +0000
commitb5df65a9aaee50421913ace6d7a4b35e0ddff676 (patch)
treeaa885e29c4e724f4fb583bca5c93fe1243e95da2 /src/mainboard/lenovo/t430s
parent9ce7935b490830a709c62e271bf269801520ec29 (diff)
downloadcoreboot-b5df65a9aaee50421913ace6d7a4b35e0ddff676.tar.gz
coreboot-b5df65a9aaee50421913ace6d7a4b35e0ddff676.tar.bz2
coreboot-b5df65a9aaee50421913ace6d7a4b35e0ddff676.zip
mb/*: Replace SNB PCI devices with references from chipset.cb
Removing default on/off from mainboard devicetrees is left as a follow-up. Change-Id: I74c34a97ea4340fb11a0db422a48e1418221627e Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/69502 Reviewed-by: Jakub Czapiga <jacz@semihalf.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Elyes Haouas <ehaouas@noos.fr>
Diffstat (limited to 'src/mainboard/lenovo/t430s')
-rw-r--r--src/mainboard/lenovo/t430s/devicetree.cb52
1 files changed, 26 insertions, 26 deletions
diff --git a/src/mainboard/lenovo/t430s/devicetree.cb b/src/mainboard/lenovo/t430s/devicetree.cb
index 9148892f36a1..175a5c84eee2 100644
--- a/src/mainboard/lenovo/t430s/devicetree.cb
+++ b/src/mainboard/lenovo/t430s/devicetree.cb
@@ -17,9 +17,9 @@ chip northbridge/intel/sandybridge
device domain 0 on
subsystemid 0x17aa 0x21fb inherit
- device pci 00.0 on end # host bridge
- device pci 01.0 on end # PCIe Bridge for discrete graphics
- device pci 02.0 on end # Integrated Graphics Controller
+ device ref host_bridge on end # host bridge
+ device ref peg10 on end # PCIe Bridge for discrete graphics
+ device ref igd on end # Integrated Graphics Controller
chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH
# GPI routing
@@ -52,29 +52,29 @@ chip northbridge/intel/sandybridge
register "spi_uvscc" = "0x2005"
register "spi_lvscc" = "0x2005"
- device pci 14.0 on end # USB 3.0 Controller
- device pci 16.0 on end # Management Engine Interface 1
- device pci 16.1 off end # Management Engine Interface 2
- device pci 16.2 off end # Management Engine IDE-R
- device pci 16.3 off end # Management Engine KT
- device pci 19.0 on
+ device ref xhci on end # USB 3.0 Controller
+ device ref mei1 on end # Management Engine Interface 1
+ device ref mei2 off end # Management Engine Interface 2
+ device ref me_ide_r off end # Management Engine IDE-R
+ device ref me_kt off end # Management Engine KT
+ device ref gbe on
subsystemid 0x17aa 0x21f3
end # Intel Gigabit Ethernet
- device pci 1a.0 on end # USB Enhanced Host Controller #2
- device pci 1b.0 on end # High Definition Audio Controller
- device pci 1c.0 off end # PCIe Port #1
- device pci 1c.1 on end # PCIe Port #2 Integrated Wireless LAN
- device pci 1c.2 on
+ device ref ehci2 on end # USB Enhanced Host Controller #2
+ device ref hda on end # High Definition Audio Controller
+ device ref pcie_rp1 off end # PCIe Port #1
+ device ref pcie_rp2 on end # PCIe Port #2 Integrated Wireless LAN
+ device ref pcie_rp3 on
smbios_slot_desc "7" "3" "ExpressCard Slot" "8"
end # PCIe Port #3 ExpressCard
- device pci 1c.3 off end # PCIe Port #4
- device pci 1c.4 off end # PCIe Port #5
- device pci 1c.5 off end # PCIe Port #6 Intel Gigabit Ethernet PHY (not PCIe)
- device pci 1c.6 off end # PCIe Port #7
- device pci 1c.7 off end # PCIe Port #8
- device pci 1d.0 on end # USB Enhanced Host Controller #1
- device pci 1e.0 off end # PCI bridge
- device pci 1f.0 on
+ device ref pcie_rp4 off end # PCIe Port #4
+ device ref pcie_rp5 off end # PCIe Port #5
+ device ref pcie_rp6 off end # PCIe Port #6 Intel Gigabit Ethernet PHY (not PCIe)
+ device ref pcie_rp7 off end # PCIe Port #7
+ device ref pcie_rp8 off end # PCIe Port #8
+ device ref ehci1 on end # USB Enhanced Host Controller #1
+ device ref pci_bridge off end # PCI bridge
+ device ref lpc on
chip ec/lenovo/pmh7
device pnp ff.1 on end # dummy
register "backlight_enable" = "0x01"
@@ -118,8 +118,8 @@ chip northbridge/intel/sandybridge
register "evente_enable" = "0x0d"
end
end # LPC Controller
- device pci 1f.2 on end # 6 port SATA AHCI Controller
- device pci 1f.3 on
+ device ref sata1 on end # 6 port SATA AHCI Controller
+ device ref smbus on
# eeprom, 8 virtual devices, same chip
chip drivers/i2c/at24rf08c
device i2c 54 on end
@@ -132,8 +132,8 @@ chip northbridge/intel/sandybridge
device i2c 5f on end
end
end # SMBus Controller
- device pci 1f.5 off end # SATA Controller 2
- device pci 1f.6 on end # Thermal
+ device ref sata2 off end # SATA Controller 2
+ device ref thermal on end # Thermal
end
end
end