summaryrefslogtreecommitdiffstats
path: root/src/mainboard/lenovo/t440p/vboot-rwab.fmd
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2022-05-22 03:20:46 +0200
committerPaul Fagerburg <pfagerburg@chromium.org>2022-05-31 13:41:18 +0000
commit1b3197efb40a19353f26ca565ed81248e3db43e1 (patch)
tree7abf495dede230a7f57d1a7b6fc27789e2b6240b /src/mainboard/lenovo/t440p/vboot-rwab.fmd
parentc754462717b79c2d334a5de8fc269b346468dbe6 (diff)
downloadcoreboot-1b3197efb40a19353f26ca565ed81248e3db43e1.tar.gz
coreboot-1b3197efb40a19353f26ca565ed81248e3db43e1.tar.bz2
coreboot-1b3197efb40a19353f26ca565ed81248e3db43e1.zip
mb/lenovo: Rename t440p to haswell
In preparation to follow-up commits, rename the mainboard folder from t440p to haswell, which will have more variants later. Change-Id: I4a9d68d54d5f0821bbf85faaa620855d456c97f3 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/63511 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Peter Lemenkov <lemenkov@gmail.com> Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
Diffstat (limited to 'src/mainboard/lenovo/t440p/vboot-rwab.fmd')
-rw-r--r--src/mainboard/lenovo/t440p/vboot-rwab.fmd34
1 files changed, 0 insertions, 34 deletions
diff --git a/src/mainboard/lenovo/t440p/vboot-rwab.fmd b/src/mainboard/lenovo/t440p/vboot-rwab.fmd
deleted file mode 100644
index 1747c0e7088d..000000000000
--- a/src/mainboard/lenovo/t440p/vboot-rwab.fmd
+++ /dev/null
@@ -1,34 +0,0 @@
-FLASH@0xff400000 0xc00000 {
- SI_ALL@0x0 0x500000 {
- SI_DESC@0x0 0x1000
- SI_GBE@0x1000 0x2000
- SI_ME
- }
- SI_BIOS@0x500000 0x700000 {
- RW_SECTION_A 0x280000 {
- VBLOCK_A 0x10000
- FW_MAIN_A(CBFS)
- RW_FWID_A 0x40
- }
- RW_SECTION_B 0x280000 {
- VBLOCK_B 0x10000
- FW_MAIN_B(CBFS)
- RW_FWID_B 0x40
- }
- UNIFIED_MRC_CACHE@0x500000 0x20000 {
- RECOVERY_MRC_CACHE@0x0 0x10000
- RW_MRC_CACHE@0x10000 0x10000
- }
- RW_VPD(PRESERVE) 0x1000
- SMMSTORE(PRESERVE)@0x521000 0x40000
-
- WP_RO {
- FMAP 0x800
- RO_FRID 0x40
- RO_PADDING 0x7c0
- RO_VPD(PRESERVE) 0x1000
- GBB 0x1e000
- COREBOOT(CBFS)
- }
- }
-}