summaryrefslogtreecommitdiffstats
path: root/src/mainboard/lenovo/x230/devicetree.cb
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2021-08-11 13:42:40 +0200
committerMartin L Roth <gaumless@gmail.com>2022-11-30 15:19:06 +0000
commit691d58f9996d2ff3820b2c08646e98f16bbde2ee (patch)
tree043767ab2d786e0736961513a2b7d3012a5ef8ca /src/mainboard/lenovo/x230/devicetree.cb
parent6cecb0d963dd8df9440487690c11a6da75d8b70f (diff)
downloadcoreboot-691d58f9996d2ff3820b2c08646e98f16bbde2ee.tar.gz
coreboot-691d58f9996d2ff3820b2c08646e98f16bbde2ee.tar.bz2
coreboot-691d58f9996d2ff3820b2c08646e98f16bbde2ee.zip
nb/intel/sandybridge: Add a chipset devicetree
This only moves CPU configuration to a common place. Other PCI devices can be done in follow-ups. Change-Id: I9c5b6f25b779e28b6719cf70455ff0f1a916ad87 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56912 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/lenovo/x230/devicetree.cb')
-rw-r--r--src/mainboard/lenovo/x230/devicetree.cb12
1 files changed, 0 insertions, 12 deletions
diff --git a/src/mainboard/lenovo/x230/devicetree.cb b/src/mainboard/lenovo/x230/devicetree.cb
index 30a79162d4b1..5c1c124b22d0 100644
--- a/src/mainboard/lenovo/x230/devicetree.cb
+++ b/src/mainboard/lenovo/x230/devicetree.cb
@@ -15,18 +15,6 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x1155"
register "gpu_pch_backlight" = "0x11551155"
- device cpu_cluster 0 on
- chip cpu/intel/model_206ax
- # Magic APIC ID to locate this chip
- device lapic 0 on end
- device lapic 0xacac off end
-
- register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
- register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
- register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
- end
- end
-
device domain 0 on
subsystemid 0x17aa 0x21fa inherit