summaryrefslogtreecommitdiffstats
path: root/src/mainboard/lenovo
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-04-23 17:06:36 +0200
committerAngel Pons <th3fanbus@gmail.com>2021-04-26 10:29:13 +0000
commitd4799d7b04939227b3fdaf478b970fb19684c876 (patch)
tree2dc1d5e6d14edd7ae33b40879703d8d39bfdae9c /src/mainboard/lenovo
parent2ffa9c6f2990f695ee567238b372070ab7209df4 (diff)
downloadcoreboot-d4799d7b04939227b3fdaf478b970fb19684c876.tar.gz
coreboot-d4799d7b04939227b3fdaf478b970fb19684c876.tar.bz2
coreboot-d4799d7b04939227b3fdaf478b970fb19684c876.zip
mainboard: Drop unreferenced CMOS options
Remove CMOS options that are not read anywhere in the code. They may have been used in the native AMD platform code, or got copied around from board to board and never did anything to begin with. Change-Id: Ib19ace4fa6e610a28e68fe2612b4e623f200f064 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/52638 Reviewed-by: Felix Singer <felixsinger@posteo.net> Reviewed-by: Piotr Król <piotr.krol@3mdeb.com> Reviewed-by: Paul Menzel <paulepanter@mailbox.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/lenovo')
-rw-r--r--src/mainboard/lenovo/g505s/cmos.layout18
1 files changed, 0 insertions, 18 deletions
diff --git a/src/mainboard/lenovo/g505s/cmos.layout b/src/mainboard/lenovo/g505s/cmos.layout
index 04ffe7e52b9b..e56c3163a30b 100644
--- a/src/mainboard/lenovo/g505s/cmos.layout
+++ b/src/mainboard/lenovo/g505s/cmos.layout
@@ -8,17 +8,11 @@ entries
0 384 r 0 reserved_memory
384 1 e 4 boot_option
388 4 h 0 reboot_counter
-395 1 e 1 hw_scrubber
-396 1 e 1 interleave_chip_selects
-397 2 e 8 max_mem_clock
-399 1 e 2 multi_core
#400 8 r 8 reserved for century byte
408 1 e 1 power_on_after_fail
412 4 e 6 debug_level
-440 4 e 9 slow_cpu
444 1 e 1 nmi
445 1 e 1 iommu
-456 1 e 1 ECC_memory
728 256 h 0 user_data
984 16 h 0 check_sum
# Reserve the extended AMD configuration registers
@@ -37,18 +31,6 @@ enumerations
6 6 Info
6 7 Debug
6 8 Spew
-8 0 400Mhz
-8 1 333Mhz
-8 2 266Mhz
-8 3 200Mhz
-9 0 off
-9 1 87.5%
-9 2 75.0%
-9 3 62.5%
-9 4 50.0%
-9 5 37.5%
-9 6 25.0%
-9 7 12.5%
checksums