summaryrefslogtreecommitdiffstats
path: root/src/mainboard/ti
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2022-04-06 22:25:50 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-07-20 20:28:39 +0000
commit3e914d372661ba68ca92d476708bd68af2593b10 (patch)
treed387bc1342a0653b7fcbf53bb8c2b3034d630fc3 /src/mainboard/ti
parenta91821b677b0162e07f0f4e31b738d46992dccaf (diff)
downloadcoreboot-3e914d372661ba68ca92d476708bd68af2593b10.tar.gz
coreboot-3e914d372661ba68ca92d476708bd68af2593b10.tar.bz2
coreboot-3e914d372661ba68ca92d476708bd68af2593b10.zip
arch/arm64,arm: Prepare for !SEPARATE_ROMSTAGE
Prepare platforms for linking romstage code in the bootblock. Change-Id: Ic20799b4d6e3f62cd05791a2bd275000a12cc83c Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/63420 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/mainboard/ti')
-rw-r--r--src/mainboard/ti/beaglebone/romstage.c5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/mainboard/ti/beaglebone/romstage.c b/src/mainboard/ti/beaglebone/romstage.c
index 4d43be6023eb..da6a182fa5c4 100644
--- a/src/mainboard/ti/beaglebone/romstage.c
+++ b/src/mainboard/ti/beaglebone/romstage.c
@@ -3,6 +3,7 @@
#include <program_loading.h>
#include <console/console.h>
#include <cbmem.h>
+#include <romstage_common.h>
#include <soc/ti/am335x/sdram.h>
#include "ddr3.h"
@@ -48,7 +49,11 @@ void main(void)
{
console_init();
printk(BIOS_INFO, "Hello from romstage.\n");
+ romstage_main();
+}
+void __noreturn romstage_main(void)
+{
config_ddr(400, &ioregs_bonelt, &ddr3_beagleblack_data, &ddr3_beagleblack_cmd_ctrl_data,
&ddr3_beagleblack_emif_reg_data, 0);