summaryrefslogtreecommitdiffstats
path: root/src/mainboard/via/epia-m/failover.c
diff options
context:
space:
mode:
authorGreg Watson <jarrah@users.sourceforge.net>2004-04-17 02:36:47 +0000
committerGreg Watson <jarrah@users.sourceforge.net>2004-04-17 02:36:47 +0000
commit8e0586200b61cd5bf4a3f59bf7ac68efc6f9ac17 (patch)
tree68ff45027fa056dfdf52556c3c2469c6e29e6132 /src/mainboard/via/epia-m/failover.c
parent550999eaca74ba5bd5663c584bc04239def15fc1 (diff)
downloadcoreboot-8e0586200b61cd5bf4a3f59bf7ac68efc6f9ac17.tar.gz
coreboot-8e0586200b61cd5bf4a3f59bf7ac68efc6f9ac17.tar.bz2
coreboot-8e0586200b61cd5bf4a3f59bf7ac68efc6f9ac17.zip
start of epia-m port
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1512 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/via/epia-m/failover.c')
-rw-r--r--src/mainboard/via/epia-m/failover.c29
1 files changed, 29 insertions, 0 deletions
diff --git a/src/mainboard/via/epia-m/failover.c b/src/mainboard/via/epia-m/failover.c
new file mode 100644
index 000000000000..bd0df4e89d57
--- /dev/null
+++ b/src/mainboard/via/epia-m/failover.c
@@ -0,0 +1,29 @@
+#define ASSEMBLY 1
+#include <stdint.h>
+#include <device/pci_def.h>
+#include <device/pci_ids.h>
+#include <arch/io.h>
+#include "arch/romcc_io.h"
+#include "pc80/mc146818rtc_early.c"
+#include "cpu/p6/boot_cpu.c"
+
+static void main(void)
+{
+ /* for now, just always assume failure */
+
+#if 0
+ /* Is this a cpu reset? */
+ if (cpu_init_detected()) {
+ if (last_boot_normal()) {
+ asm("jmp __normal_image");
+ } else {
+ asm("jmp __cpu_reset");
+ }
+ }
+
+ /* This is the primary cpu how should I boot? */
+ else if (do_normal_boot()) {
+ asm("jmp __normal_image");
+ }
+#endif
+}