diff options
author | Elyes Haouas <ehaouas@noos.fr> | 2022-07-16 09:47:42 +0200 |
---|---|---|
committer | Martin L Roth <gaumless@tutanota.com> | 2022-07-17 21:57:31 +0000 |
commit | f9b535eecfda5065182aae9ec031956826cd1804 (patch) | |
tree | 522855899c999f6cf85155d8845dc043d0d48d81 /src/northbridge/amd/agesa/family14/state_machine.c | |
parent | 76c63231d92728d65fea69922a6eefecede5083f (diff) | |
download | coreboot-f9b535eecfda5065182aae9ec031956826cd1804.tar.gz coreboot-f9b535eecfda5065182aae9ec031956826cd1804.tar.bz2 coreboot-f9b535eecfda5065182aae9ec031956826cd1804.zip |
nb/amd: Fix some white spaces issues
Signed-off-by: Elyes Haouas <ehaouas@noos.fr>
Change-Id: If8b2db7ff816b9953e9bb767f0f406417e297386
Reviewed-on: https://review.coreboot.org/c/coreboot/+/65899
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/northbridge/amd/agesa/family14/state_machine.c')
-rw-r--r-- | src/northbridge/amd/agesa/family14/state_machine.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/amd/agesa/family14/state_machine.c b/src/northbridge/amd/agesa/family14/state_machine.c index 36e5fd941604..dfb42ae70429 100644 --- a/src/northbridge/amd/agesa/family14/state_machine.c +++ b/src/northbridge/amd/agesa/family14/state_machine.c @@ -34,7 +34,7 @@ void platform_BeforeInitReset(struct sysinfo *cb, AMD_RESET_PARAMS *Reset) struct device *dev = pcidev_on_root(0x18, 2); #endif u32 mct_cfg_lo = pci_read_config32(dev, 0x118); - if (mct_cfg_lo & (1<<19)) { + if (mct_cfg_lo & (1 << 19)) { printk(BIOS_CRIT, "C6DramLock is set, resetting\n"); system_reset(); } |