diff options
author | Vladimir Serbinenko <phcoder@gmail.com> | 2014-08-16 10:59:02 +0200 |
---|---|---|
committer | Vladimir Serbinenko <phcoder@gmail.com> | 2014-08-16 15:06:39 +0200 |
commit | 56ae8a0b0faf1ca009e977dbd05cd9f0ea3fc2eb (patch) | |
tree | 9299f90a99ce7562fef4af107294db610f4242a9 /src/northbridge/intel/gm45/gm45.h | |
parent | 084ed45a95a6afaf238572259e976d01320cf08b (diff) | |
download | coreboot-56ae8a0b0faf1ca009e977dbd05cd9f0ea3fc2eb.tar.gz coreboot-56ae8a0b0faf1ca009e977dbd05cd9f0ea3fc2eb.tar.bz2 coreboot-56ae8a0b0faf1ca009e977dbd05cd9f0ea3fc2eb.zip |
gm45: Decrease MTRR usage
Change-Id: I4c790b0eaf2af94286e6691281fcad3d14659a99
Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com>
Reviewed-on: http://review.coreboot.org/6687
Tested-by: build bot (Jenkins)
Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Diffstat (limited to 'src/northbridge/intel/gm45/gm45.h')
-rw-r--r-- | src/northbridge/intel/gm45/gm45.h | 6 |
1 files changed, 5 insertions, 1 deletions
diff --git a/src/northbridge/intel/gm45/gm45.h b/src/northbridge/intel/gm45/gm45.h index db64d867f27b..d93b6e4a4e56 100644 --- a/src/northbridge/intel/gm45/gm45.h +++ b/src/northbridge/intel/gm45/gm45.h @@ -139,6 +139,9 @@ typedef struct { fsb_clock_t max_fsb; int max_fsb_mhz; int max_render_mhz; + int enable_igd; + int enable_peg; + u16 ggc; int spd_type; timings_t selected_timings; @@ -407,8 +410,9 @@ void enter_raminit_or_reset(void); void get_gmch_info(sysinfo_t *); void raminit(sysinfo_t *, int s3resume); void raminit_thermal(const sysinfo_t *); -void init_igd(const sysinfo_t *, int no_igd, int no_peg); +void init_igd(const sysinfo_t *const); void init_pm(const sysinfo_t *, int do_freq_scaling_cfg); +void igd_compute_ggc(sysinfo_t *const sysinfo); int raminit_read_vco_index(void); u32 raminit_get_rank_addr(unsigned int channel, unsigned int rank); |