diff options
| author | Paul Menzel <paulepanter@users.sourceforge.net> | 2014-02-11 10:38:27 +0100 |
|---|---|---|
| committer | Marc Jones <marc.jones@se-eng.com> | 2014-02-24 21:58:08 +0100 |
| commit | 20f83d56561879045ecade24d51e79dfb151baf6 (patch) | |
| tree | 97b3491c07b9f8dc7628e9d94d28be55f6fd1e74 /src/northbridge/intel/haswell/acpi/haswell.asl | |
| parent | e3f75f8ecaf1aab1bee1f1f79caa35c526c124a5 (diff) | |
| download | coreboot-20f83d56561879045ecade24d51e79dfb151baf6.tar.gz coreboot-20f83d56561879045ecade24d51e79dfb151baf6.tar.bz2 coreboot-20f83d56561879045ecade24d51e79dfb151baf6.zip | |
intel/*/acpi: Increase range length of MCHBAR buffer to 32 kB
Linux kernel 2.6.31 reports the warning below on Intel Ivy Bridge (with
FSP).
resource map sanity check conflict: 0xfed10000 0xfed17fff 0xfed10000 0xfed13fff pnp 00:01
Since Sandy Bridge the length of the MCHBAR is 32 kB and it is already
used that way in other places.
$ more src/northbridge/intel/fsp_sandybridge/acpi/hostbridge.asl
[…]
OperationRegion (MCHB, SystemMemory, DEFAULT_MCHBAR, 0x8000)
[…]
So instead of 16 kB specify that 32 kB are decoded in that memory
range for Intel Sandy Bridge, Ivy Bridge and Haswell.
(Linux kernel 3.10 does not warn about that.)
Change-Id: Ie7a9356d9051c807833df85e4a806e5a9498473f
Reported-by: Norwich in #coreboot on <irc.freenode.org>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-on: http://review.coreboot.org/5192
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@google.com>
Reviewed-by: Werner Zeh
Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/northbridge/intel/haswell/acpi/haswell.asl')
| -rw-r--r-- | src/northbridge/intel/haswell/acpi/haswell.asl | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/haswell/acpi/haswell.asl b/src/northbridge/intel/haswell/acpi/haswell.asl index 1634fe3785b8..4db7295502c2 100644 --- a/src/northbridge/intel/haswell/acpi/haswell.asl +++ b/src/northbridge/intel/haswell/acpi/haswell.asl @@ -30,7 +30,7 @@ Device (PDRC) Name (PDRS, ResourceTemplate() { Memory32Fixed(ReadWrite, 0xfed1c000, 0x00004000) // RCBA - Memory32Fixed(ReadWrite, DEFAULT_MCHBAR, 0x00004000) + Memory32Fixed(ReadWrite, DEFAULT_MCHBAR, 0x00008000) Memory32Fixed(ReadWrite, DEFAULT_DMIBAR, 0x00001000) Memory32Fixed(ReadWrite, DEFAULT_EPBAR, 0x00001000) Memory32Fixed(ReadWrite, DEFAULT_PCIEXBAR, 0x04000000) |