summaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel/sandybridge/acpi
diff options
context:
space:
mode:
authorElyes Haouas <ehaouas@noos.fr>2022-12-25 06:43:13 +0100
committerFelix Singer <felixsinger@posteo.net>2022-12-26 08:52:19 +0000
commit2369818c3d7dfa596210983e6583a9dfceb0e770 (patch)
tree902cb97086343a451940de0f0ff7a82f1279226c /src/northbridge/intel/sandybridge/acpi
parent9ede493c73aff7eb6f78ff18b341fb9a3c75b83d (diff)
downloadcoreboot-2369818c3d7dfa596210983e6583a9dfceb0e770.tar.gz
coreboot-2369818c3d7dfa596210983e6583a9dfceb0e770.tar.bz2
coreboot-2369818c3d7dfa596210983e6583a9dfceb0e770.zip
nb/intel/sandybridge/acpi: Replace Index(a, b) with ASL 2.0 syntax
Change-Id: I75bc048d9e04be8d0cab25f6aad1c71d3e7a4008 Signed-off-by: Elyes Haouas <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/71506 Reviewed-by: Felix Singer <felixsinger@posteo.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge/intel/sandybridge/acpi')
-rw-r--r--src/northbridge/intel/sandybridge/acpi/hostbridge.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/sandybridge/acpi/hostbridge.asl b/src/northbridge/intel/sandybridge/acpi/hostbridge.asl
index fa472b1aa5cf..863daf7748bc 100644
--- a/src/northbridge/intel/sandybridge/acpi/hostbridge.asl
+++ b/src/northbridge/intel/sandybridge/acpi/hostbridge.asl
@@ -135,7 +135,7 @@ Device (MCHC)
While (Local0 < Local1) {
/* Store _PSS entry Control value to Local2 */
- Local2 = DeRefOf (Index (DeRefOf (Index (\_SB.CP00._PSS, Local0)), 4)) >> 8
+ Local2 = DeRefOf (DeRefOf (\_SB.CP00._PSS[Local0])[4]) >> 8
If (Local2 == Arg0) {
Return (Local0 - 1)
}