summaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel/sandybridge/pcie.c
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2023-08-24 15:12:19 +0200
committerFelix Held <felix-coreboot@felixheld.de>2024-01-31 10:36:39 +0000
commit7fcd4d58ec7ea2da31c258ba9d8601f086d7f8d8 (patch)
tree1bddf10cecf4577fee207e0dbc6f7a5c1b10af13 /src/northbridge/intel/sandybridge/pcie.c
parent3138faa7cf1b91e0b56ad0b1be6260cf4251a284 (diff)
downloadcoreboot-7fcd4d58ec7ea2da31c258ba9d8601f086d7f8d8.tar.gz
coreboot-7fcd4d58ec7ea2da31c258ba9d8601f086d7f8d8.tar.bz2
coreboot-7fcd4d58ec7ea2da31c258ba9d8601f086d7f8d8.zip
device/device.h: Rename busses for clarity
This renames bus to upstream and link_list to downstream. Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Change-Id: I80a81b6b8606e450ff180add9439481ec28c2420 Reviewed-on: https://review.coreboot.org/c/coreboot/+/78330 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/northbridge/intel/sandybridge/pcie.c')
-rw-r--r--src/northbridge/intel/sandybridge/pcie.c10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/northbridge/intel/sandybridge/pcie.c b/src/northbridge/intel/sandybridge/pcie.c
index 96fb12fd5162..244b0f5a40ac 100644
--- a/src/northbridge/intel/sandybridge/pcie.c
+++ b/src/northbridge/intel/sandybridge/pcie.c
@@ -13,8 +13,8 @@ static const char *pcie_acpi_name(const struct device *dev)
if (dev->path.type != DEVICE_PATH_PCI)
return NULL;
- assert(dev->bus);
- if (dev->bus->secondary == 0)
+ assert(dev->upstream);
+ if (dev->upstream->secondary == 0)
switch (dev->path.pci.devfn) {
case PCI_DEVFN(1, 0):
return "PEGP";
@@ -26,12 +26,12 @@ static const char *pcie_acpi_name(const struct device *dev)
return "PEG6";
};
- struct device *const port = dev->bus->dev;
+ struct device *const port = dev->upstream->dev;
assert(port);
- assert(port->bus);
+ assert(port->upstream);
if (dev->path.pci.devfn == PCI_DEVFN(0, 0) &&
- port->bus->secondary == 0 &&
+ port->upstream->secondary == 0 &&
(port->path.pci.devfn == PCI_DEVFN(1, 0) ||
port->path.pci.devfn == PCI_DEVFN(1, 1) ||
port->path.pci.devfn == PCI_DEVFN(1, 2) ||