diff options
| author | Angel Pons <th3fanbus@gmail.com> | 2022-04-09 08:34:29 +0200 |
|---|---|---|
| committer | Nico Huber <nico.h@gmx.de> | 2022-04-10 08:47:57 +0000 |
| commit | 9d8dac0dbe03f5deb1c9f6db349aef1c678a5ee3 (patch) | |
| tree | 7309ea24eaa7b53ec23165d8adb05844f12f37df /src/northbridge/intel | |
| parent | 7a874330919a4df9cc5b66058b4340465b7ea041 (diff) | |
| download | coreboot-9d8dac0dbe03f5deb1c9f6db349aef1c678a5ee3.tar.gz coreboot-9d8dac0dbe03f5deb1c9f6db349aef1c678a5ee3.tar.bz2 coreboot-9d8dac0dbe03f5deb1c9f6db349aef1c678a5ee3.zip | |
nb/intel/sandybridge: Restore `mainboard_early_init()` call
Commit 7a874330919a4df9cc5b66058b4340465b7ea041 (mb/google,samsung: Drop
init_bootmode_straps()) got rid of the `mainboard_early_init()` function
call and weak definition in Sandy Bridge code. However, this function is
still used by several Sandy Bridge mainboards, so bring back the dropped
call and weak definition.
The aforementioned commit did not cause any build-time errors because it
did not remove the `mainboard_early_init()` function declaration.
Change-Id: I82768e9a187696d42b61be44d4aa048acc19d551
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/63515
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/northbridge/intel')
| -rw-r--r-- | src/northbridge/intel/sandybridge/romstage.c | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/src/northbridge/intel/sandybridge/romstage.c b/src/northbridge/intel/sandybridge/romstage.c index 1b6e744c5a78..56dc677d2c42 100644 --- a/src/northbridge/intel/sandybridge/romstage.c +++ b/src/northbridge/intel/sandybridge/romstage.c @@ -16,6 +16,10 @@ #include <southbridge/intel/common/pmclib.h> #include <elog.h> +__weak void mainboard_early_init(int s3resume) +{ +} + __weak void mainboard_late_rcba_config(void) { } @@ -67,6 +71,8 @@ void mainboard_romstage_entry(void) post_code(0x38); + mainboard_early_init(s3resume); + post_code(0x39); if (CONFIG(INTEL_TXT)) { |