summaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2021-12-31 08:10:55 +0100
committerFelix Held <felix-coreboot@felixheld.de>2022-01-01 14:58:44 +0000
commitb7ec42d2ff28527690d8e9762cf13cb941bfd491 (patch)
treef28c57296f3f2e8ddc4eb4016e6f8ebd91ed20fe /src/northbridge/intel
parent8292f4160a80a391892a42c7305e5992d278d254 (diff)
downloadcoreboot-b7ec42d2ff28527690d8e9762cf13cb941bfd491.tar.gz
coreboot-b7ec42d2ff28527690d8e9762cf13cb941bfd491.tar.bz2
coreboot-b7ec42d2ff28527690d8e9762cf13cb941bfd491.zip
src: Use 'stdint.h' when appropriate
Change-Id: I1df255d55b8f43a711d836c2565c367bd988098a Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60549 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/northbridge/intel')
-rw-r--r--src/northbridge/intel/gm45/early_init.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/northbridge/intel/gm45/early_init.c b/src/northbridge/intel/gm45/early_init.c
index 6e3ea2c7a393..e9110643f40e 100644
--- a/src/northbridge/intel/gm45/early_init.c
+++ b/src/northbridge/intel/gm45/early_init.c
@@ -1,6 +1,5 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-#include <stdint.h>
#include <device/pci_ops.h>
#include <southbridge/intel/i82801ix/i82801ix.h>
#include "gm45.h"