summaryrefslogtreecommitdiffstats
path: root/src/northbridge/via/vx800/vga.c
diff options
context:
space:
mode:
authorBari Ari <bari@onelabs.com>2009-05-27 13:12:42 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2009-05-27 13:12:42 +0000
commit612163e3833e807caeed8889dae41d24026241e7 (patch)
treee0a711474dd3f82eaf43954dc6074ce6857d9be7 /src/northbridge/via/vx800/vga.c
parente6e899dde951823ebc9abf997a6af06debac82a3 (diff)
downloadcoreboot-612163e3833e807caeed8889dae41d24026241e7.tar.gz
coreboot-612163e3833e807caeed8889dae41d24026241e7.tar.bz2
coreboot-612163e3833e807caeed8889dae41d24026241e7.zip
Here's the VIA vx800 patch from OLPC.
It's untested, but a good starting point for everyone. Signed-off-by: Bari Ari <bari@onelabs.com> Acked-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4313 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/northbridge/via/vx800/vga.c')
-rw-r--r--src/northbridge/via/vx800/vga.c148
1 files changed, 148 insertions, 0 deletions
diff --git a/src/northbridge/via/vx800/vga.c b/src/northbridge/via/vx800/vga.c
new file mode 100644
index 000000000000..03680786e593
--- /dev/null
+++ b/src/northbridge/via/vx800/vga.c
@@ -0,0 +1,148 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2009 One Laptop per Child, Association, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+/* Note: Some of the VGA control registers are located on the memory controller.
+ Registers are set both in raminit.c and northbridge.c */
+
+#include <console/console.h>
+#include <arch/io.h>
+#include <stdint.h>
+#include <device/device.h>
+#include <device/pci.h>
+#include <device/pci_ids.h>
+#include <stdlib.h>
+#include <string.h>
+#include <bitops.h>
+#include <cpu/cpu.h>
+#include <cpu/x86/mtrr.h>
+#include <cpu/x86/msr.h>
+#include "chip.h"
+#include "northbridge.h"
+#include "vgachip.h"
+
+/* PCI Domain 1 Device 0 Function 0 */
+
+#define SR_INDEX 0x3c4
+#define SR_DATA 0x3c5
+#define CRTM_INDEX 0x3b4
+#define CRTM_DATA 0x3b5
+#define CRTC_INDEX 0x3d4
+#define CRTC_DATA 0x3d5
+
+void write_protect_vgabios(void)
+{
+ device_t dev;
+
+ printk_info("write_protect_vgabios\n");
+ /* there are two possible devices. Just do both. */
+ dev =
+ dev_find_device(PCI_VENDOR_ID_VIA,
+ PCI_DEVICE_ID_VIA_VX855_MEMCTRL, 0);
+ if (dev)
+ pci_write_config8(dev, 0x80, 0xff);
+ /*vx855 no th 0x61 reg */
+ /*dev = dev_find_device(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_VX855_NB_VLINK, 0);
+ //if(dev)
+ // pci_write_config8(dev, 0x61, 0xff); */
+}
+
+extern u8 acpi_sleep_type;
+static void vga_init(device_t dev)
+{
+ uint8_t reg8;
+
+ print_debug("Initiailizing VGA...\n");
+ u8 tmp8;
+//A20 OPEN
+ tmp8 = inb(0x92);
+ tmp8 = tmp8 | 2;
+ outb(tmp8, 0x92);
+
+ //*
+ //pci_write_config8(dev, 0x04, 0x07);
+ //pci_write_config32(dev,0x10, 0xa0000008);
+ //pci_write_config32(dev,0x14, 0xdd000000);
+ pci_write_config32(dev, 0x10, VIACONFIG_VGA_PCI_10);
+ pci_write_config32(dev, 0x14, VIACONFIG_VGA_PCI_14);
+ pci_write_config8(dev, 0x3c, 0x0a); //same with vx855_lpc.c
+ //*/
+ printk_emerg("file '%s', line %d\n\n", __FILE__, __LINE__);
+
+
+#if 1
+ printk_debug("INSTALL REAL-MODE IDT\n");
+ setup_realmode_idt();
+ printk_debug("DO THE VGA BIOS\n");
+
+ do_vgabios();
+ if ((acpi_sleep_type == 3) || (PAYLOAD_IS_SEABIOS == 0)) {
+ printk_debug("Enable VGA console\n");
+ // remove this function since in cn700 it is said "VGA seems to work without this, but crash & burn with it"
+ //but the existense of vga_enable_console() seems do not hurt my coreboot. XP+ubuntu s3 can resume with and without this function.
+ //and remove it also do not help my s3 problem: desktop screen have some thin black line, after resuming back to win.
+ vga_enable_console();
+ }
+#else
+/* Attempt to manually force the rom to load */
+ printk_debug("Forcing rom load\r\n");
+ pci_rom_load(dev, 0xfff80000);
+ run_bios(dev, 0xc0000);
+#endif
+ if ((acpi_sleep_type == 3) || (PAYLOAD_IS_SEABIOS == 0)) {
+ /* It's not clear if these need to be programmed before or after
+ * the VGA bios runs. Try both, clean up later */
+ /* Set memory rate to 200MHz */
+ outb(0x3d, CRTM_INDEX);
+ reg8 = inb(CRTM_DATA);
+ reg8 &= 0x0f;
+ reg8 |= (0x3 << 4);
+ outb(0x3d, CRTM_INDEX);
+ outb(reg8, CRTM_DATA);
+
+ /* Set framebuffer size to CONFIG_VIDEO_MB mb */
+ /*reg8 = (CONFIG_VIDEO_MB/4);
+ outb(0x39, SR_INDEX);
+ outb(reg8, SR_DATA); */
+ }
+ printk_emerg("file '%s', line %d\n\n", __FILE__, __LINE__);
+
+}
+
+static void vga_read_resources(device_t dev)
+{
+ dev->rom_address = (void *) (0xffffffff - FULL_ROM_SIZE + 1);
+ dev->on_mainboard = 1;
+ pci_dev_read_resources(dev);
+}
+
+
+static struct device_operations vga_operations = {
+ .read_resources = vga_read_resources,
+ .set_resources = pci_dev_set_resources,
+ .enable_resources = pci_dev_enable_resources,
+ .init = vga_init,
+ .ops_pci = 0,
+};
+
+
+static const struct pci_driver vga_driver __pci_driver = {
+ .ops = &vga_operations,
+ .vendor = PCI_VENDOR_ID_VIA,
+ .device = PCI_DEVICE_ID_VIA_VX855_VGA,
+};