summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/cezanne/agesa_acpi.c
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-05-04 21:06:04 +0200
committerFelix Held <felix-coreboot@felixheld.de>2021-05-05 19:39:22 +0000
commit144c7aa34bffba7b65566e037f0588ace8b00eba (patch)
treec46e83920de270267acb6d3fc750d8b432c89ad7 /src/soc/amd/cezanne/agesa_acpi.c
parentafc4978ede7c86cddb0552ebc8da046244affe61 (diff)
downloadcoreboot-144c7aa34bffba7b65566e037f0588ace8b00eba.tar.gz
coreboot-144c7aa34bffba7b65566e037f0588ace8b00eba.tar.bz2
coreboot-144c7aa34bffba7b65566e037f0588ace8b00eba.zip
soc/amd/cezanne/agesa_acpi: add and call agesa_write_acpi_tables
This function will be used to add some SSDTs. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ia88cb5ea483850a8659f3bae8040c82eb2735d26 Reviewed-on: https://review.coreboot.org/c/coreboot/+/52902 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-by: Jason Glenesk <jason.glenesk@gmail.com>
Diffstat (limited to 'src/soc/amd/cezanne/agesa_acpi.c')
-rw-r--r--src/soc/amd/cezanne/agesa_acpi.c13
1 files changed, 13 insertions, 0 deletions
diff --git a/src/soc/amd/cezanne/agesa_acpi.c b/src/soc/amd/cezanne/agesa_acpi.c
new file mode 100644
index 000000000000..8084e4d5eb26
--- /dev/null
+++ b/src/soc/amd/cezanne/agesa_acpi.c
@@ -0,0 +1,13 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#include <acpi/acpi.h>
+#include <amdblocks/acpi.h>
+#include <device/device.h>
+#include <soc/acpi.h>
+#include <types.h>
+
+uintptr_t agesa_write_acpi_tables(const struct device *device, uintptr_t current,
+ acpi_rsdp_t *rsdp)
+{
+ return current;
+}