summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/cezanne/chip.h
diff options
context:
space:
mode:
authorZheng Bao <fishbaozi@gmail.com>2021-03-16 15:28:49 +0800
committerMartin Roth <martinroth@google.com>2021-03-22 03:43:25 +0000
commitb0f00ed4268573269c5f2085da1c92566768ece3 (patch)
treef0b39c870819c39966b9aade0eed4dcc30f515b3 /src/soc/amd/cezanne/chip.h
parent7a0b9c5e7369dc98e559e821864e324e3881ec49 (diff)
downloadcoreboot-b0f00ed4268573269c5f2085da1c92566768ece3.tar.gz
coreboot-b0f00ed4268573269c5f2085da1c92566768ece3.tar.bz2
coreboot-b0f00ed4268573269c5f2085da1c92566768ece3.zip
soc/amd/cezanne: Get I2C specific code for cezanne
Add macros, settings and callbacks to support I2C for cezanne. Change-Id: Ic480681d4b7c6fb8591e729090e4faeb5fccf800 Signed-off-by: Zheng Bao <fishbaozi@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/51025 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/soc/amd/cezanne/chip.h')
-rw-r--r--src/soc/amd/cezanne/chip.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/soc/amd/cezanne/chip.h b/src/soc/amd/cezanne/chip.h
index b4e94a447812..76ecbfa0579b 100644
--- a/src/soc/amd/cezanne/chip.h
+++ b/src/soc/amd/cezanne/chip.h
@@ -4,9 +4,13 @@
#define CEZANNE_CHIP_H
#include <amdblocks/chip.h>
+#include <soc/i2c.h>
+#include <drivers/i2c/designware/dw_i2c.h>
struct soc_amd_cezanne_config {
struct soc_amd_common_config common_config;
+ u8 i2c_scl_reset;
+ struct dw_i2c_bus_config i2c[I2C_CTRLR_COUNT];
};
#endif /* CEZANNE_CHIP_H */