summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/cezanne/include/soc/southbridge.h
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2020-12-08 17:27:30 +0100
committerFelix Held <felix-coreboot@felixheld.de>2020-12-09 18:44:40 +0000
commit153f92adbed953c068b09b3ef7d9f5369488c13c (patch)
treee5d0826b26a5698f10cf3a344d0330c1f045ea72 /src/soc/amd/cezanne/include/soc/southbridge.h
parent4be064a1d8b3693954c637e578cf3d6aec625105 (diff)
downloadcoreboot-153f92adbed953c068b09b3ef7d9f5369488c13c.tar.gz
coreboot-153f92adbed953c068b09b3ef7d9f5369488c13c.tar.bz2
coreboot-153f92adbed953c068b09b3ef7d9f5369488c13c.zip
soc/amd/cezanne: add basic early FCH initialization to bootblock
Change-Id: I1c6d32a5498a7adcee3c8c3145f85e9dba26bf7e Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48475 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src/soc/amd/cezanne/include/soc/southbridge.h')
-rw-r--r--src/soc/amd/cezanne/include/soc/southbridge.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/soc/amd/cezanne/include/soc/southbridge.h b/src/soc/amd/cezanne/include/soc/southbridge.h
index 0f26ff08079a..2456ebc6f99c 100644
--- a/src/soc/amd/cezanne/include/soc/southbridge.h
+++ b/src/soc/amd/cezanne/include/soc/southbridge.h
@@ -5,4 +5,7 @@
#include <soc/iomap.h>
+void fch_pre_init(void);
+void fch_early_init(void);
+
#endif /* AMD_CEZANNE_SOUTHBRIDGE_H */