summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/cezanne/include
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-07-13 18:21:27 +0200
committerFelix Held <felix-coreboot@felixheld.de>2021-07-14 17:35:43 +0000
commita24472a7f88ecfea999e4962931e14f2b319b47a (patch)
tree8bdf78e69702e697294d5e7dac939173699db177 /src/soc/amd/cezanne/include
parent71b918d882738fd99f7894d43a96d5782ad1928b (diff)
downloadcoreboot-a24472a7f88ecfea999e4962931e14f2b319b47a.tar.gz
coreboot-a24472a7f88ecfea999e4962931e14f2b319b47a.tar.bz2
coreboot-a24472a7f88ecfea999e4962931e14f2b319b47a.zip
soc/amd/cezanne: add basic MCA support
Currently the MCA support for Cezanne only clears the MCA status registers. The MCA error handling and BERT table generation will be added in subsequent patches. Change-Id: Ib9b5174186c28c8c82f57ffd8936c8dad4e63c5b Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56262 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org>
Diffstat (limited to 'src/soc/amd/cezanne/include')
-rw-r--r--src/soc/amd/cezanne/include/soc/cpu.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/amd/cezanne/include/soc/cpu.h b/src/soc/amd/cezanne/include/soc/cpu.h
index 27647adbd190..ec83349a11c8 100644
--- a/src/soc/amd/cezanne/include/soc/cpu.h
+++ b/src/soc/amd/cezanne/include/soc/cpu.h
@@ -5,4 +5,6 @@
#define CEZANNE_A0_CPUID 0x00a50f00
+void check_mca(void);
+
#endif /* AMD_CEZANNE_CPU_H */