summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/cezanne/uart.c
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-06-15 16:33:29 +0200
committerFelix Held <felix-coreboot@felixheld.de>2021-06-16 16:38:25 +0000
commit117823e76fbbea0252b5874746b6bd1aa7609593 (patch)
treed5b487fcad912800e65e643fde41bbd3914cc4c9 /src/soc/amd/cezanne/uart.c
parent3b46333b39701ac2fdbbeba8d863449904f12f7a (diff)
downloadcoreboot-117823e76fbbea0252b5874746b6bd1aa7609593.tar.gz
coreboot-117823e76fbbea0252b5874746b6bd1aa7609593.tar.bz2
coreboot-117823e76fbbea0252b5874746b6bd1aa7609593.zip
soc/amd/cezanne: factor out AOAC offset defines
Factoring out those defines allows using them easily in the ACPI code without having to use preprocessor macros. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ib9dfddb0d4f32a542fa652ff8c14e932c224f247 Reviewed-on: https://review.coreboot.org/c/coreboot/+/55533 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-by: Raul Rangel <rrangel@chromium.org>
Diffstat (limited to 'src/soc/amd/cezanne/uart.c')
-rw-r--r--src/soc/amd/cezanne/uart.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/amd/cezanne/uart.c b/src/soc/amd/cezanne/uart.c
index 6c82f1a948c8..212f365bab1f 100644
--- a/src/soc/amd/cezanne/uart.c
+++ b/src/soc/amd/cezanne/uart.c
@@ -7,6 +7,7 @@
#include <console/console.h>
#include <device/device.h>
#include <device/mmio.h>
+#include <soc/aoac_defs.h>
#include <soc/gpio.h>
#include <soc/southbridge.h>
#include <soc/uart.h>