summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/cezanne/xhci.c
diff options
context:
space:
mode:
authorFelix Held <felix.held@amd.corp-partner.google.com>2021-09-22 20:05:53 +0200
committerFelix Held <felix-coreboot@felixheld.de>2021-09-23 18:33:00 +0000
commitdea4e0fe683faef0becac4930769693422da5a85 (patch)
tree6652608b4524222e08b1464af63428ea925d0410 /src/soc/amd/cezanne/xhci.c
parent2876e4f49aec84288d2b8d24885e5b22241fe907 (diff)
downloadcoreboot-dea4e0fe683faef0becac4930769693422da5a85.tar.gz
coreboot-dea4e0fe683faef0becac4930769693422da5a85.tar.bz2
coreboot-dea4e0fe683faef0becac4930769693422da5a85.zip
soc/amd/common/blocks/include: rename gpio_banks.h to gpio.h
This brings the AMD SoC GPIO code in line with the Intel SoC code and removes the not really needed suffix. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ie2dbec81dfe503869beb2872b01a7475e2b88b33 Reviewed-on: https://review.coreboot.org/c/coreboot/+/57842 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org>
Diffstat (limited to 'src/soc/amd/cezanne/xhci.c')
-rw-r--r--src/soc/amd/cezanne/xhci.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/amd/cezanne/xhci.c b/src/soc/amd/cezanne/xhci.c
index a77830c7b006..f599007b179f 100644
--- a/src/soc/amd/cezanne/xhci.c
+++ b/src/soc/amd/cezanne/xhci.c
@@ -1,6 +1,6 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-#include <amdblocks/gpio_banks.h>
+#include <amdblocks/gpio.h>
#include <amdblocks/smi.h>
#include <bootstate.h>
#include <device/device.h>