summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/cezanne
diff options
context:
space:
mode:
authorCasper Chang <casper_chang@wistron.corp-partner.google.com>2022-03-30 17:30:52 +0800
committerPaul Fagerburg <pfagerburg@chromium.org>2022-04-01 13:45:00 +0000
commit32a1d7ea8cb6fa8d1c135af8386cf503a9337962 (patch)
tree7ae059636f4ca3a7e1fe15ca129756ae2dafe939 /src/soc/amd/cezanne
parent390c3f2b47fb9d9363cb2770e50c1977d0dcf418 (diff)
downloadcoreboot-32a1d7ea8cb6fa8d1c135af8386cf503a9337962.tar.gz
coreboot-32a1d7ea8cb6fa8d1c135af8386cf503a9337962.tar.bz2
coreboot-32a1d7ea8cb6fa8d1c135af8386cf503a9337962.zip
mb/google/brya/var/primus{4es}: Decrease touchscreen T3 timing to 200ms
We set T3 as 300ms to meet Elan's spec, but the resume/suspend times are greater than 500ms, which is the spec for Chromebooks. The actual kernel timing has been measured, and given the ACPI delay after deasserting reset in addition to the delay until the kernel driver accesses the device, delaying only 200ms in the ACPI method is also sufficient to meet the 300ms requirement. BUG=b:223936777 BRANCH=none TEST=build and test touchscreen function on DUT. TEST=suspend, wake DUT and check touchscreen function. Change-Id: I6b04cf6392d924aed01ca36b720f889b88d92311 Signed-off-by: Casper Chang <casper_chang@wistron.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/63201 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/soc/amd/cezanne')
0 files changed, 0 insertions, 0 deletions