summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/cezanne
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2022-12-26 09:43:07 +0100
committerFelix Singer <felixsinger@posteo.net>2022-12-27 09:06:47 +0000
commit9df60d36b2637c500030e7c9cef620002f7f47bf (patch)
treeee8b6e961747141ca37db831680fb3f371e4782a /src/soc/amd/cezanne
parent42efd7f593c9d270ff330d1282d9c569d1ec709a (diff)
downloadcoreboot-9df60d36b2637c500030e7c9cef620002f7f47bf.tar.gz
coreboot-9df60d36b2637c500030e7c9cef620002f7f47bf.tar.bz2
coreboot-9df60d36b2637c500030e7c9cef620002f7f47bf.zip
tree/acpi: Replace constant "Zero" with actual number
Change-Id: I5a3e3506415f424bf0fdd48fc449520a76622af5 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/71525 Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Elyes Haouas <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/amd/cezanne')
-rw-r--r--src/soc/amd/cezanne/acpi/pci0.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/amd/cezanne/acpi/pci0.asl b/src/soc/amd/cezanne/acpi/pci0.asl
index 7bd434a7f802..93bfb1fccd8f 100644
--- a/src/soc/amd/cezanne/acpi/pci0.asl
+++ b/src/soc/amd/cezanne/acpi/pci0.asl
@@ -6,7 +6,7 @@ Device(PCI0) {
External(TOM1, IntObj) /* Generated by root_complex.c */
Method(_BBN, 0, NotSerialized) {
- Return(Zero) /* Bus number = 0 */
+ Return(0) /* Bus number = 0 */
}
Method(_STA, 0, NotSerialized) {