diff options
| author | Raul E Rangel <rrangel@chromium.org> | 2021-02-10 16:36:33 -0700 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2021-02-12 20:44:48 +0000 |
| commit | 0f3bc81210f364a6e96edd090d9310844aa30aa2 (patch) | |
| tree | 98ed030848ddb46c2cf03cdd7b221d1c7fc153d9 /src/soc/amd/common/block/acpi/Makefile.inc | |
| parent | 48c99db6d6af3bf642866646b915bc5a57dcb4a5 (diff) | |
| download | coreboot-0f3bc81210f364a6e96edd090d9310844aa30aa2.tar.gz coreboot-0f3bc81210f364a6e96edd090d9310844aa30aa2.tar.bz2 coreboot-0f3bc81210f364a6e96edd090d9310844aa30aa2.zip | |
soc/amd: Move southbridge_write_acpi_tables
This is common between all the chipsets.
It's also required by common/block/lpc/lpc.c.
Signed-off-by: Raul E Rangel <rrangel@chromium.org>
Change-Id: I361dfabfe0c04667a2c112955133831a985d5cc0
Reviewed-on: https://review.coreboot.org/c/coreboot/+/50509
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src/soc/amd/common/block/acpi/Makefile.inc')
| -rw-r--r-- | src/soc/amd/common/block/acpi/Makefile.inc | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/amd/common/block/acpi/Makefile.inc b/src/soc/amd/common/block/acpi/Makefile.inc index c6a4725b859e..3f5d47a1ffb2 100644 --- a/src/soc/amd/common/block/acpi/Makefile.inc +++ b/src/soc/amd/common/block/acpi/Makefile.inc @@ -8,5 +8,6 @@ postcar-y += acpi.c smm-y += acpi.c ramstage-y += pm_state.c +ramstage-y += tables.c endif # CONFIG_SOC_AMD_COMMON_BLOCK_ACPI |