summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/common/block/cpu/car
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-11-24 19:05:47 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-11-26 11:43:04 +0000
commit2ed6848ea3530beb234a3b9d5c843a54688d1d3c (patch)
treef1ad8aa91516ecd18bbcee3568f864f5b9f3780f /src/soc/amd/common/block/cpu/car
parent8d82109c08163fa82263b35e9aa0a270a795a5f8 (diff)
downloadcoreboot-2ed6848ea3530beb234a3b9d5c843a54688d1d3c.tar.gz
coreboot-2ed6848ea3530beb234a3b9d5c843a54688d1d3c.tar.bz2
coreboot-2ed6848ea3530beb234a3b9d5c843a54688d1d3c.zip
soc/amd/exit_car.S: Drop redundant enabling cache
This is already done in arch/x86/exit_car.S Change-Id: Ie954aa11d5e76aaa3e2185ba552aafe8d075feb6 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37179 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src/soc/amd/common/block/cpu/car')
-rw-r--r--src/soc/amd/common/block/cpu/car/exit_car.S5
1 files changed, 0 insertions, 5 deletions
diff --git a/src/soc/amd/common/block/cpu/car/exit_car.S b/src/soc/amd/common/block/cpu/car/exit_car.S
index f9d056e59971..16880e71a548 100644
--- a/src/soc/amd/common/block/cpu/car/exit_car.S
+++ b/src/soc/amd/common/block/cpu/car/exit_car.S
@@ -29,9 +29,4 @@ chipset_teardown_car:
AMD_DISABLE_STACK
- /* enable cache */
- movl %cr0, %eax
- andl $(~(CR0_CD | CR0_NW)), %eax
- movl %eax, %cr0
-
jmp *%esp