summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/common
diff options
context:
space:
mode:
authorVarshit Pandya <pandyavarshit@gmail.com>2024-01-24 22:31:38 +0530
committerFelix Held <felix-coreboot@felixheld.de>2024-01-25 19:42:03 +0000
commit5844b23c3fc42816ee890707d5aee1b1c08ada6a (patch)
treea0fbb144b339d305046cb15edc78cc871eedb3cb /src/soc/amd/common
parent1e0bffc50d9506debb7ee7cf477e0de2fd45787f (diff)
downloadcoreboot-5844b23c3fc42816ee890707d5aee1b1c08ada6a.tar.gz
coreboot-5844b23c3fc42816ee890707d5aee1b1c08ada6a.tar.bz2
coreboot-5844b23c3fc42816ee890707d5aee1b1c08ada6a.zip
soc/amd/common: Fix typo
Change-Id: Ida6e87908ae6996529057c8df12dbe046ee54b98 Signed-off-by: Varshit Pandya <pandyavarshit@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/80161 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/soc/amd/common')
-rw-r--r--src/soc/amd/common/fsp/pci/pcie_clk_req.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/amd/common/fsp/pci/pcie_clk_req.c b/src/soc/amd/common/fsp/pci/pcie_clk_req.c
index 881c650ed4b3..a16b0de0b071 100644
--- a/src/soc/amd/common/fsp/pci/pcie_clk_req.c
+++ b/src/soc/amd/common/fsp/pci/pcie_clk_req.c
@@ -7,7 +7,7 @@
#include <device/pci_ids.h>
#include <soc/platform_descriptors.h>
-/* Update gpp glk req config based on DXIO descriptors and enabled devices. */
+/* Update gpp clk req config based on DXIO descriptors and enabled devices. */
void pcie_gpp_dxio_update_clk_req_config(enum gpp_clk_req *gpp_clk_config,
size_t gpp_clk_config_num)
{