summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/picasso/Makefile.inc
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-03-26 00:44:35 +0100
committerFelix Held <felix-coreboot@felixheld.de>2021-03-29 19:52:12 +0000
commitdd737142490828c3aa2244216a2fda6df26a4c47 (patch)
treee680860a83aee4fb245236deb5d2a02fe26e8b27 /src/soc/amd/picasso/Makefile.inc
parent793f3717b4fd430f03455bdbbd071d5f7d104b57 (diff)
downloadcoreboot-dd737142490828c3aa2244216a2fda6df26a4c47.tar.gz
coreboot-dd737142490828c3aa2244216a2fda6df26a4c47.tar.bz2
coreboot-dd737142490828c3aa2244216a2fda6df26a4c47.zip
soc/amd/picasso: factor out UPD-M configuration from romstage
Move the parts of romstage.c that populate the UPD-M data structure to the newly created fsp_m_params.c file. Since platform_fsp_memory_init_params_cb gets called from the FSP driver and not directly from car_stage_entry the two code parts in romstage.c weren't directly interacting. Since soc/romstage.h only contains the mainboard_updm_update function prototype, rename it to soc/fsp.h. This patch also removes a few unused includes. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I52c21f13520dbdfab37587d17b3a8a3b1a780f36 Reviewed-on: https://review.coreboot.org/c/coreboot/+/51834 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org>
Diffstat (limited to 'src/soc/amd/picasso/Makefile.inc')
-rw-r--r--src/soc/amd/picasso/Makefile.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/amd/picasso/Makefile.inc b/src/soc/amd/picasso/Makefile.inc
index 899a07042335..b5a293492264 100644
--- a/src/soc/amd/picasso/Makefile.inc
+++ b/src/soc/amd/picasso/Makefile.inc
@@ -19,6 +19,7 @@ bootblock-y += uart.c
bootblock-y += gpio.c
bootblock-y += reset.c
+romstage-y += fsp_m_params.c
romstage-y += i2c.c
romstage-y += romstage.c
romstage-y += gpio.c