summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/stoneyridge/northbridge.c
diff options
context:
space:
mode:
authorMartin Roth <martin@coreboot.org>2021-10-01 14:53:22 -0600
committerMartin Roth <martinroth@google.com>2021-10-05 18:07:08 +0000
commit26f97f9532933da3c1d72a7918c8a24457bbc1c0 (patch)
tree8c25279e58ef541fae197ec193f5642a9b21b2d4 /src/soc/amd/stoneyridge/northbridge.c
parent50863daef8ed75c0cb3dfd375e7622c898de5821 (diff)
downloadcoreboot-26f97f9532933da3c1d72a7918c8a24457bbc1c0.tar.gz
coreboot-26f97f9532933da3c1d72a7918c8a24457bbc1c0.tar.bz2
coreboot-26f97f9532933da3c1d72a7918c8a24457bbc1c0.zip
src/soc to src/superio: Fix spelling errors
These issues were found and fixed by codespell, a useful tool for finding spelling errors. Signed-off-by: Martin Roth <martin@coreboot.org> Change-Id: Ieafbc93e49fcef198ac6e31fc8a3b708c395e08e Reviewed-on: https://review.coreboot.org/c/coreboot/+/58082 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/amd/stoneyridge/northbridge.c')
-rw-r--r--src/soc/amd/stoneyridge/northbridge.c8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/soc/amd/stoneyridge/northbridge.c b/src/soc/amd/stoneyridge/northbridge.c
index d80aeb2a0921..d5231ad5d5c6 100644
--- a/src/soc/amd/stoneyridge/northbridge.c
+++ b/src/soc/amd/stoneyridge/northbridge.c
@@ -400,19 +400,19 @@ void domain_read_resources(struct device *dev)
reserved_ram_resource(dev, idx++, 0xc0000 / KiB, 0x40000 / KiB);
/*
- * 0x100000 (1MiB) -> low top useable RAM
+ * 0x100000 (1MiB) -> low top usable RAM
* cbmem_top() accounts for low UMA and TSEG if they are used.
*/
ram_resource(dev, idx++, (1 * MiB) / KiB,
(mem_useable - (1 * MiB)) / KiB);
- /* Low top useable RAM -> Low top RAM (bottom pci mmio hole) */
+ /* Low top usable RAM -> Low top RAM (bottom pci mmio hole) */
reserved_ram_resource(dev, idx++, mem_useable / KiB,
(tom.lo - mem_useable) / KiB);
/* If there is memory above 4GiB */
if (high_tom.hi) {
- /* 4GiB -> high top useable */
+ /* 4GiB -> high top usable */
if (uma_base >= (4ull * GiB))
high_mem_useable = uma_base;
else
@@ -422,7 +422,7 @@ void domain_read_resources(struct device *dev)
ram_resource(dev, idx++, (4ull * GiB) / KiB,
((high_mem_useable - (4ull * GiB)) / KiB));
- /* High top useable RAM -> high top RAM */
+ /* High top usable RAM -> high top RAM */
if (uma_base >= (4ull * GiB)) {
reserved_ram_resource(dev, idx++, uma_base / KiB,
uma_size / KiB);