diff options
| author | Aamir Bohra <aamir.bohra@intel.com> | 2019-11-29 11:57:15 +0530 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-12-02 13:01:57 +0000 |
| commit | b9aaa337221867f6a6af03b4f81bd46b95b605c3 (patch) | |
| tree | a2752e4b9a0f065cc2e8bd1fc33c71f814c43902 /src/soc/amd/stoneyridge/southbridge.c | |
| parent | 63b9700b2ca0f2414ff242881bae9bfd77fdb138 (diff) | |
| download | coreboot-b9aaa337221867f6a6af03b4f81bd46b95b605c3.tar.gz coreboot-b9aaa337221867f6a6af03b4f81bd46b95b605c3.tar.bz2 coreboot-b9aaa337221867f6a6af03b4f81bd46b95b605c3.zip | |
mb/intel/icelake_rvp: Remove unused mainboard ACPI write table
Change-Id: I19040cca064c2ce063aab77391e0577271c6e9dc
Signed-off-by: Aamir Bohra <aamir.bohra@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/37354
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Rizwan Qureshi <rizwan.qureshi@intel.com>
Reviewed-by: Lean Sheng Tan <lean.sheng.tan@intel.com>
Reviewed-by: Ronak Kanabar <ronak.kanabar@intel.com>
Diffstat (limited to 'src/soc/amd/stoneyridge/southbridge.c')
0 files changed, 0 insertions, 0 deletions