summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/stoneyridge
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2022-02-15 11:06:10 +0100
committerArthur Heymans <arthur@aheymans.xyz>2022-05-16 07:05:59 +0000
commit876a1b48f87d0fe6d86ce22fb74b5c705bed6bcd (patch)
tree86c2410d21f5c0abacd5b1603c9e62f4165424b0 /src/soc/amd/stoneyridge
parentba00d10c41d1df1ca8a5eadc95a40430fbd059c5 (diff)
downloadcoreboot-876a1b48f87d0fe6d86ce22fb74b5c705bed6bcd.tar.gz
coreboot-876a1b48f87d0fe6d86ce22fb74b5c705bed6bcd.tar.bz2
coreboot-876a1b48f87d0fe6d86ce22fb74b5c705bed6bcd.zip
arch/x86/postcar_loader.c: Change prepare_and_run_postcar signature
The postcar frame can now be a local variable to that function. Change-Id: I873298970fff76b9ee1cae7da156613eb557ffbc Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/61964 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org>
Diffstat (limited to 'src/soc/amd/stoneyridge')
-rw-r--r--src/soc/amd/stoneyridge/romstage.c3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/soc/amd/stoneyridge/romstage.c b/src/soc/amd/stoneyridge/romstage.c
index aa54aee26678..b7731b0d8fd2 100644
--- a/src/soc/amd/stoneyridge/romstage.c
+++ b/src/soc/amd/stoneyridge/romstage.c
@@ -50,7 +50,6 @@ static void bsp_agesa_call(void)
asmlinkage void car_stage_entry(void)
{
- struct postcar_frame pcf;
msr_t base, mask;
msr_t mtrr_cap = rdmsr(MTRR_CAP_MSR);
int vmtrrs = mtrr_cap.lo & MTRR_CAP_VCNT;
@@ -121,7 +120,7 @@ asmlinkage void car_stage_entry(void)
smm_list_regions();
post_code(0x44);
- prepare_and_run_postcar(&pcf);
+ prepare_and_run_postcar();
}
void fill_postcar_frame(struct postcar_frame *pcf)