diff options
| author | Andrey Petrov <andrey.petrov@intel.com> | 2016-11-30 17:39:16 -0800 |
|---|---|---|
| committer | Aaron Durbin <adurbin@chromium.org> | 2016-12-02 16:39:37 +0100 |
| commit | 3b637531c91d0cb290dcff26584274f41c06ec85 (patch) | |
| tree | b12afc65236b99bea416fb1fc8cebae55181d8fa /src/soc/intel/apollolake/pmutil.c | |
| parent | 91bfa8e7eaf7a91c47a3e86c35ffe2135aa0cd8f (diff) | |
| download | coreboot-3b637531c91d0cb290dcff26584274f41c06ec85.tar.gz coreboot-3b637531c91d0cb290dcff26584274f41c06ec85.tar.bz2 coreboot-3b637531c91d0cb290dcff26584274f41c06ec85.zip | |
soc/intel/apollolake: Enable ACPI PM timer emulation on all CPUs
Currently we enable ACPI PM timer emulation only on BSP. So the timer
doesn't work on other cores and that breaks OSes that use it. Also,
microcode uses this information to figure out ACPI IO base, and that
is used for other features. This patch enables ACPI timer emulation
on all the logical CPUs.
BUG=chrome-os-partner:60011
TEST=iotools rdmsr x 0x121, x={0..3}, make sure it is set
Change-Id: I0d6cb8761c1c25d3a2fcf59a49c1eda9e4ccc70c
Signed-off-by: Andrey Petrov <andrey.petrov@intel.com>
Reviewed-on: https://review.coreboot.org/17663
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/soc/intel/apollolake/pmutil.c')
| -rw-r--r-- | src/soc/intel/apollolake/pmutil.c | 18 |
1 files changed, 18 insertions, 0 deletions
diff --git a/src/soc/intel/apollolake/pmutil.c b/src/soc/intel/apollolake/pmutil.c index c88e5ae8bf1c..12a105124637 100644 --- a/src/soc/intel/apollolake/pmutil.c +++ b/src/soc/intel/apollolake/pmutil.c @@ -21,10 +21,12 @@ #include <arch/io.h> #include <console/console.h> #include <cbmem.h> +#include <cpu/x86/msr.h> #include <rules.h> #include <device/pci_def.h> #include <halt.h> #include <soc/iomap.h> +#include <soc/cpu.h> #include <soc/pci_devs.h> #include <soc/pm.h> #include <device/device.h> @@ -551,3 +553,19 @@ void pmc_gpe_init(void) /* Set the routes in the GPIO communities as well. */ gpio_route_gpe(dw1, dw2, dw3); } + +void enable_pm_timer_emulation(void) +{ + /* ACPI PM timer emulation */ + msr_t msr; + /* + * The derived frequency is calculated as follows: + * (CTC_FREQ * msr[63:32]) >> 32 = target frequency. + * Back solve the multiplier so the 3.579545MHz ACPI timer + * frequency is used. + */ + msr.hi = (3579545ULL << 32) / CTC_FREQ; + /* Set PM1 timer IO port and enable*/ + msr.lo = EMULATE_PM_TMR_EN | (ACPI_PMIO_BASE + R_ACPI_PM1_TMR); + wrmsr(MSR_EMULATE_PM_TMR, msr); +} |