summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/cannonlake/elog.c
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2025-04-25 12:51:01 +0530
committerSubrata Banik <subratabanik@google.com>2025-04-29 02:29:37 +0000
commitc0920396d04f7b0369ee1ba9d3a02984bc599a7d (patch)
treeec1d711591c4c3af5b54f44bb551bf6eab63fd16 /src/soc/intel/cannonlake/elog.c
parent2e387e13f51ce107a89c53fa7b1b3bb9a630a86f (diff)
downloadcoreboot-main.tar.gz
coreboot-main.tar.bz2
coreboot-main.zip
mb/google/bluey: Make GSC_AP_INT GPIO configurable via KconfigHEADmain
This commit introduces a Kconfig option to define the GPIO pin used for the Google Security Chip (GSC) to Application Processor (AP) interrupt on the Bluey mainboard. Previously, the GPIO_GSC_AP_INT was hardcoded to GPIO 34 in board.h. This change makes it configurable for any future variants using Qualcomm X1P-42-100 SoC. BUG=b:404985109 TEST=Successfully built google/bluey with the Qualcomm x1p42100 SoC. Change-Id: I5759667158082a80124bf3faa3c56aee50c1be34 Signed-off-by: Subrata Banik <subratabanik@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/87450 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kapil Porwal <kapilporwal@google.com>
Diffstat (limited to 'src/soc/intel/cannonlake/elog.c')
0 files changed, 0 insertions, 0 deletions