summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common/block/p2sb/p2sb.c
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2023-01-17 12:11:00 +0100
committerFelix Singer <felixsinger@posteo.net>2023-01-19 01:26:36 +0000
commitad6e3c847f4b11a7913db501cdc10339c9fd5ea2 (patch)
tree45c1cbc5d163ef5554fe70e50fbd9c1ffd76471f /src/soc/intel/common/block/p2sb/p2sb.c
parent89a269af9dd289f1a7a2e44a3854e14483d20431 (diff)
downloadcoreboot-ad6e3c847f4b11a7913db501cdc10339c9fd5ea2.tar.gz
coreboot-ad6e3c847f4b11a7913db501cdc10339c9fd5ea2.tar.bz2
coreboot-ad6e3c847f4b11a7913db501cdc10339c9fd5ea2.zip
tree: Drop Intel Ice Lake support
Intel Ice Lake is unmaintained and the only user of this platform ever was the Intel CRB (Customer Reference Board). As it looks like, it was never ready for production as only engineering sample CPUIDs are supported. As announced in the 4.19 release notes, remove support for Intel Icelake code and move any maintenance on the 4.19 branch. This affects the following components and their related code: * Intel Ice Lake SoC * Intel Ice Lake CRB mainboard * Documentation Change-Id: Ia796d4dc217bbcc3bbd9522809ccff5a46938094 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/72008 Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Elyes Haouas <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/common/block/p2sb/p2sb.c')
-rw-r--r--src/soc/intel/common/block/p2sb/p2sb.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/intel/common/block/p2sb/p2sb.c b/src/soc/intel/common/block/p2sb/p2sb.c
index d95e54121651..72dee3ee3534 100644
--- a/src/soc/intel/common/block/p2sb/p2sb.c
+++ b/src/soc/intel/common/block/p2sb/p2sb.c
@@ -146,7 +146,6 @@ static const unsigned short pci_device_ids[] = {
PCI_DID_INTEL_LWB_P2SB_SUPER,
PCI_DID_INTEL_CNL_P2SB,
PCI_DID_INTEL_CNP_H_P2SB,
- PCI_DID_INTEL_ICL_P2SB,
PCI_DID_INTEL_CMP_P2SB,
PCI_DID_INTEL_CMP_H_P2SB,
PCI_DID_INTEL_TGL_P2SB,