diff options
author | Varshit Pandya <varshit.b.pandya@intel.com> | 2021-01-17 18:39:29 +0530 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2021-01-22 14:26:38 +0000 |
commit | f4d98fdd20bbe3981684d32d3d3b257ab81163bb (patch) | |
tree | 6d055b3f1cc54ab467e3deff6a1c43527fffdbc7 /src/soc/intel/common/block/spi | |
parent | f2d38baa983ad168466c5a5ac960da48ebaf34e2 (diff) | |
download | coreboot-f4d98fdd20bbe3981684d32d3d3b257ab81163bb.tar.gz coreboot-f4d98fdd20bbe3981684d32d3d3b257ab81163bb.tar.bz2 coreboot-f4d98fdd20bbe3981684d32d3d3b257ab81163bb.zip |
soc/intel/commmon: Include Alder Lake device IDs
Add Alder Lake M specific CPU, System AGent, PCH (Alder Point aka
ADP),
IGD device IDs.
Document Number: 619501, 626817
Signed-off-by: Varshit Pandya <varshit.b.pandya@intel.com>
Change-Id: Ib13fe229f9e65eae8967aa20e28e29ac5c319265
Reviewed-on: https://review.coreboot.org/c/coreboot/+/49629
Reviewed-by: Maulik V Vaghela <maulik.v.vaghela@intel.com>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/common/block/spi')
-rw-r--r-- | src/soc/intel/common/block/spi/spi.c | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/spi/spi.c b/src/soc/intel/common/block/spi/spi.c index 295df09ed8b9..beac64cb69a4 100644 --- a/src/soc/intel/common/block/spi/spi.c +++ b/src/soc/intel/common/block/spi/spi.c @@ -89,6 +89,7 @@ static const unsigned short pci_device_ids[] = { PCI_DEVICE_ID_INTEL_JSP_HWSEQ_SPI, PCI_DEVICE_ID_INTEL_ADP_P_HWSEQ_SPI, PCI_DEVICE_ID_INTEL_ADP_S_HWSEQ_SPI, + PCI_DEVICE_ID_INTEL_ADP_M_HWSEQ_SPI, PCI_DEVICE_ID_INTEL_ADP_P_SPI0, PCI_DEVICE_ID_INTEL_ADP_P_SPI1, PCI_DEVICE_ID_INTEL_ADP_P_SPI2, @@ -103,6 +104,9 @@ static const unsigned short pci_device_ids[] = { PCI_DEVICE_ID_INTEL_ADP_S_SPI4, PCI_DEVICE_ID_INTEL_ADP_S_SPI5, PCI_DEVICE_ID_INTEL_ADP_S_SPI6, + PCI_DEVICE_ID_INTEL_ADP_M_SPI0, + PCI_DEVICE_ID_INTEL_ADP_M_SPI1, + PCI_DEVICE_ID_INTEL_ADP_M_SPI2, 0 }; |