summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common/block/timer/Kconfig
diff options
context:
space:
mode:
authorAamir Bohra <aamir.bohra@intel.com>2017-05-25 13:49:53 +0530
committerAaron Durbin <adurbin@chromium.org>2017-06-05 00:30:31 +0200
commit1fa16c9cb6c486cdd4b1bcb3734308b28b9c9a22 (patch)
tree3d29cd870fbf8345020361e70f3f19bd9c6b53bd /src/soc/intel/common/block/timer/Kconfig
parent22b2c793e3587fb98d42f88e5e623621e055ff3a (diff)
downloadcoreboot-1fa16c9cb6c486cdd4b1bcb3734308b28b9c9a22.tar.gz
coreboot-1fa16c9cb6c486cdd4b1bcb3734308b28b9c9a22.tar.bz2
coreboot-1fa16c9cb6c486cdd4b1bcb3734308b28b9c9a22.zip
soc/intel/common: Add common Intel timer code
Add common timer code to get tsc frequency(Mhz). Change-Id: Ifd4b24735c74c636348fc32afbcc267e384cb610 Signed-off-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-on: https://review.coreboot.org/19911 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel/common/block/timer/Kconfig')
-rw-r--r--src/soc/intel/common/block/timer/Kconfig4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/timer/Kconfig b/src/soc/intel/common/block/timer/Kconfig
new file mode 100644
index 000000000000..a4150459aadd
--- /dev/null
+++ b/src/soc/intel/common/block/timer/Kconfig
@@ -0,0 +1,4 @@
+config SOC_INTEL_COMMON_BLOCK_TIMER
+ bool
+ help
+ Intel Processor common TIMER support