summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common/block/tracehub/Kconfig
diff options
context:
space:
mode:
authorPratikkumar Prajapati <pratikkumar.v.prajapati@intel.com>2023-02-01 17:26:20 -0800
committerFelix Held <felix-coreboot@felixheld.de>2023-03-29 13:15:48 +0000
commit0a71e09cf9f6b971f3707644fbc7f2b6c396555b (patch)
treedbf221a006969735519f0cfefcf052bfbeb6f016 /src/soc/intel/common/block/tracehub/Kconfig
parentf5f756d50743e7a23ab99d779bba98b5fec363cf (diff)
downloadcoreboot-0a71e09cf9f6b971f3707644fbc7f2b6c396555b.tar.gz
coreboot-0a71e09cf9f6b971f3707644fbc7f2b6c396555b.tar.bz2
coreboot-0a71e09cf9f6b971f3707644fbc7f2b6c396555b.zip
soc/intel/common: Add Intel Trace Hub driver
From Meteor Lake onwards Intel FSP will generate the Trace Hub related HOB if the Trace Hub is configured to save data in DRAM. This memory region is used by Trace Hub to store the traces for debugging purpose. This driver locates the HOB and marks the memory region reserved so that OS does not use it. Intel Trace Hub developer manual can be found via document #671536 on Intel's website. Change-Id: Ie5a348071b6c6a35e8be3efd1b2b658a991aed0e Signed-off-by: Pratikkumar Prajapati <pratikkumar.v.prajapati@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/72722 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Sridhar Siricilla <sridhar.siricilla@intel.com>
Diffstat (limited to 'src/soc/intel/common/block/tracehub/Kconfig')
-rw-r--r--src/soc/intel/common/block/tracehub/Kconfig9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/tracehub/Kconfig b/src/soc/intel/common/block/tracehub/Kconfig
new file mode 100644
index 000000000000..76a01861a1b2
--- /dev/null
+++ b/src/soc/intel/common/block/tracehub/Kconfig
@@ -0,0 +1,9 @@
+config SOC_INTEL_COMMON_BLOCK_TRACEHUB
+ bool
+ default n
+ help
+ Enable Intel Trace Hub (TH) driver. Intel FSP reserves some portion of
+ memory for TH to store traces. This memory region information is
+ passed via FSP HOB to coreboot. This driver locates the HOB and marks
+ that memory region as reserved so that Operating System does not use
+ this memory.