summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common/block/uart/uart.c
diff options
context:
space:
mode:
authorRonak Kanabar <ronak.kanabar@intel.com>2019-02-05 01:51:13 +0530
committerSubrata Banik <subrata.banik@intel.com>2019-02-26 02:17:25 +0000
commitda7ffb48b2c84191b29dca41e6cdce5eb05524a1 (patch)
tree8217e09bad5ffd3068e06e6bfcae8f9e14bc46b3 /src/soc/intel/common/block/uart/uart.c
parent66f9a09916368bfab09da42ef0beed84a4bb7206 (diff)
downloadcoreboot-da7ffb48b2c84191b29dca41e6cdce5eb05524a1.tar.gz
coreboot-da7ffb48b2c84191b29dca41e6cdce5eb05524a1.tar.bz2
coreboot-da7ffb48b2c84191b29dca41e6cdce5eb05524a1.zip
soc/intel/common: Include cometlake PCH IDs
Add cometlake specific PCH IDs Change-Id: I18dda48cee29213aa66c0ccddf3da31f0f489d2f Signed-off-by: Ronak Kanabar <ronak.kanabar@intel.com> Reviewed-on: https://review.coreboot.org/c/31234 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/intel/common/block/uart/uart.c')
-rw-r--r--src/soc/intel/common/block/uart/uart.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/uart/uart.c b/src/soc/intel/common/block/uart/uart.c
index 57d9ebedd691..7f105d7e1746 100644
--- a/src/soc/intel/common/block/uart/uart.c
+++ b/src/soc/intel/common/block/uart/uart.c
@@ -268,6 +268,9 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_ICP_UART0,
PCI_DEVICE_ID_INTEL_ICP_UART1,
PCI_DEVICE_ID_INTEL_ICP_UART2,
+ PCI_DEVICE_ID_INTEL_CMP_UART0,
+ PCI_DEVICE_ID_INTEL_CMP_UART1,
+ PCI_DEVICE_ID_INTEL_CMP_UART2,
0,
};