summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common
diff options
context:
space:
mode:
authorMichał Żygowski <michal.zygowski@3mdeb.com>2022-09-29 13:29:02 +0200
committerMichał Żygowski <michal.zygowski@3mdeb.com>2022-10-06 09:24:54 +0000
commit9baffae485a7008ddc232b90126fe43615d61269 (patch)
treeda3f475141da52329a0b788b29041fee8689a7e2 /src/soc/intel/common
parent1538d15e5cb70d3ee6e6d776dfbf4839bba4222d (diff)
downloadcoreboot-9baffae485a7008ddc232b90126fe43615d61269.tar.gz
coreboot-9baffae485a7008ddc232b90126fe43615d61269.tar.bz2
coreboot-9baffae485a7008ddc232b90126fe43615d61269.zip
soc/intel/cmn/gfx: Add missing CML-U IGD device IDs
Intel Core i5-10210U can have the following IGD Device IDs 0x9B21/0x9B41/0x9BAC/0x9BCA/0x9BCC according to Intel ARK. Some of these IDs were not present in coreboot source nor hooked to the common graphics driver. Add the missing IDs so that the graphics driver will probe on the mentioned processor and detect the framebuffer. TEST=Boot Protectli VP4650 with i5-10210U and see framebuffer is detected when using FSP GOP and libgfxinit. Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com> Change-Id: Iee720a272367aead31c8c8fa712bade1b6e53948 Reviewed-on: https://review.coreboot.org/c/coreboot/+/67975 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/common')
-rw-r--r--src/soc/intel/common/block/graphics/graphics.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/graphics/graphics.c b/src/soc/intel/common/block/graphics/graphics.c
index 30fc2c287b48..98d19813a9d4 100644
--- a/src/soc/intel/common/block/graphics/graphics.c
+++ b/src/soc/intel/common/block/graphics/graphics.c
@@ -247,6 +247,8 @@ static const unsigned short pci_device_ids[] = {
PCI_DID_INTEL_CML_GT1_ULT_4,
PCI_DID_INTEL_CML_GT2_ULT_5,
PCI_DID_INTEL_CML_GT2_ULT_6,
+ PCI_DID_INTEL_CML_GT2_ULT_7,
+ PCI_DID_INTEL_CML_GT2_ULT_8,
PCI_DID_INTEL_CML_GT2_ULT_3,
PCI_DID_INTEL_CML_GT2_ULT_4,
PCI_DID_INTEL_CML_GT1_ULX_1,