summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/denverton_ns/include/soc/msr.h
diff options
context:
space:
mode:
authorJulien Viard de Galbert <jviarddegalbert@online.net>2018-03-08 16:26:41 +0100
committerAngel Pons <th3fanbus@gmail.com>2020-11-20 00:43:10 +0000
commit3065157da825ee2389e05875f78178957ee9dd75 (patch)
tree943861988854ec814f881ec17019abf001687059 /src/soc/intel/denverton_ns/include/soc/msr.h
parent69c57e19da3d940b34e8dd3e5ca7eb32e79e391e (diff)
downloadcoreboot-3065157da825ee2389e05875f78178957ee9dd75.tar.gz
coreboot-3065157da825ee2389e05875f78178957ee9dd75.tar.bz2
coreboot-3065157da825ee2389e05875f78178957ee9dd75.zip
soc/intel/denverton_ns: Initialize thermal configuration
Change-Id: I7e1b924154256f8f82ded3d0fa155b3e836d9375 Signed-off-by: Julien Viard de Galbert <jviarddegalbert@online.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/25439 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel/denverton_ns/include/soc/msr.h')
-rw-r--r--src/soc/intel/denverton_ns/include/soc/msr.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/intel/denverton_ns/include/soc/msr.h b/src/soc/intel/denverton_ns/include/soc/msr.h
index 1f64235a14f3..89caf44c17b0 100644
--- a/src/soc/intel/denverton_ns/include/soc/msr.h
+++ b/src/soc/intel/denverton_ns/include/soc/msr.h
@@ -22,6 +22,8 @@
#define MSR_FLEX_RATIO 0x194
#define FLEX_RATIO_LOCK (1 << 20)
#define FLEX_RATIO_EN (1 << 16)
+/* IA32_MISC_ENABLE 0x1a0 */
+#define THERMAL_MONITOR_ENABLE_BIT (1 << 3)
#define MSR_MISC_PWR_MGMT 0x1aa
#define MISC_PWR_MGMT_EIST_HW_DIS (1 << 0)
#define MSR_TURBO_RATIO_LIMIT 0x1ad