summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/icelake/chip.h
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2019-07-08 14:49:22 +0530
committerSubrata Banik <subrata.banik@intel.com>2019-07-11 05:57:41 +0000
commit10a9432cc2ad77234442bd639194c5a80050854e (patch)
treece6f68feab9582d2ab62765cd0d9a3262bb62b69 /src/soc/intel/icelake/chip.h
parent5b9948140f97eceb47ba026d7bad6dfa2a3c483d (diff)
downloadcoreboot-10a9432cc2ad77234442bd639194c5a80050854e.tar.gz
coreboot-10a9432cc2ad77234442bd639194c5a80050854e.tar.bz2
coreboot-10a9432cc2ad77234442bd639194c5a80050854e.zip
soc/intel/common/timer: Move USE_LEGACY_8254_TIMER into common/block/timer
This patch moves USE_LEGACY_8254_TIMER Kconfig into common/block/timer for better code sharing. Also ported CB:33512 for SPT and ICP PCH. Change-Id: Ic767ff97aaa3eb7fa35ffa38fa416d006eaa6e78 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34132 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/intel/icelake/chip.h')
-rw-r--r--src/soc/intel/icelake/chip.h2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/soc/intel/icelake/chip.h b/src/soc/intel/icelake/chip.h
index 028f6b2c3172..72596c46e25d 100644
--- a/src/soc/intel/icelake/chip.h
+++ b/src/soc/intel/icelake/chip.h
@@ -204,8 +204,6 @@ struct soc_intel_icelake_config {
/* Enable/Disable EIST. 1b:Enabled, 0b:Disabled */
uint8_t eist_enable;
- /* Statically clock gate 8254 PIT. */
- uint8_t clock_gate_8254;
/* Enable C6 DRAM */
uint8_t enable_c6dram;
/*