summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/icelake/romstage/fsp_params.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-07-13 22:16:25 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-07-18 15:25:35 +0000
commit8950cfb66f8f1fd4b047fbef2347134be0aeacec (patch)
tree57943bfb4f8d74c2d1a4bfbd2a9813ac27e510dd /src/soc/intel/icelake/romstage/fsp_params.c
parent4af4e7f06eddad71f86eda3e401967e79d3a9ddb (diff)
downloadcoreboot-8950cfb66f8f1fd4b047fbef2347134be0aeacec.tar.gz
coreboot-8950cfb66f8f1fd4b047fbef2347134be0aeacec.tar.bz2
coreboot-8950cfb66f8f1fd4b047fbef2347134be0aeacec.zip
soc/intel: Use config_of()
Change-Id: I0727a6b327410197cf32f598d1312737744386b3 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34328 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: David Guckian
Diffstat (limited to 'src/soc/intel/icelake/romstage/fsp_params.c')
-rw-r--r--src/soc/intel/icelake/romstage/fsp_params.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/soc/intel/icelake/romstage/fsp_params.c b/src/soc/intel/icelake/romstage/fsp_params.c
index 89dc99a18aa6..a78c8a49cf5a 100644
--- a/src/soc/intel/icelake/romstage/fsp_params.c
+++ b/src/soc/intel/icelake/romstage/fsp_params.c
@@ -76,11 +76,11 @@ static void soc_memory_init_params(FSP_M_CONFIG *m_cfg,
void platform_fsp_memory_init_params_cb(FSPM_UPD *mupd, uint32_t version)
{
- const struct device *dev = pcidev_on_root(0, 0);
- assert(dev != NULL);
- const struct soc_intel_icelake_config *config = dev->chip_info;
+ const struct soc_intel_icelake_config *config;
FSP_M_CONFIG *m_cfg = &mupd->FspmConfig;
+ config = config_of_path(SA_DEVFN_ROOT);
+
soc_memory_init_params(m_cfg, config);
/* Enable SMBus controller based on config */