summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/quark
diff options
context:
space:
mode:
authorMichał Żygowski <michal.zygowski@3mdeb.com>2022-06-20 18:10:14 +0200
committerMichał Żygowski <michal.zygowski@3mdeb.com>2022-06-30 08:45:09 +0000
commit72704bee457c23398f4ee0d05d5a773155c33a5d (patch)
tree45e0b359c91a2780401efe2c3c2c55e54361ea61 /src/soc/intel/quark
parentf1f31a38dc44edf0cdab8f19d0cee1a40a426a7d (diff)
downloadcoreboot-72704bee457c23398f4ee0d05d5a773155c33a5d.tar.gz
coreboot-72704bee457c23398f4ee0d05d5a773155c33a5d.tar.bz2
coreboot-72704bee457c23398f4ee0d05d5a773155c33a5d.zip
soc/intel/alderlake: Add ADL-S PCI IRQ constraints
Add ADL-S specific table with IRQ constraints to avoid accessing non-existent devices. Also when using debug FSP, silicon init would assert on assigning IRQs for non-existent devices. This patch fixes the problem. Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com> Change-Id: Ib4464a85bc11a8603bf471ea348bbfc9481db4aa Reviewed-on: https://review.coreboot.org/c/coreboot/+/65262 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/soc/intel/quark')
0 files changed, 0 insertions, 0 deletions