summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/skylake/chip.h
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-07-12 11:13:22 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-07-14 08:16:50 +0000
commit801aa968793f9cdb96d40efb5d015311a9f31a25 (patch)
tree867f8199388640203b6ba031689cb562d4550d0c /src/soc/intel/skylake/chip.h
parent2837cf81820308e50a06fce60d49cca9eb77ff25 (diff)
downloadcoreboot-801aa968793f9cdb96d40efb5d015311a9f31a25.tar.gz
coreboot-801aa968793f9cdb96d40efb5d015311a9f31a25.tar.bz2
coreboot-801aa968793f9cdb96d40efb5d015311a9f31a25.zip
soc/intel/skylake: Drop dead `ScanExtGfxForLegacyOpRom`
This devicetree option is never set and never used. Drop it. Change-Id: I9cd4733746849728b2b9f85793eace9191a97f49 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56207 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
Diffstat (limited to 'src/soc/intel/skylake/chip.h')
-rw-r--r--src/soc/intel/skylake/chip.h1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/intel/skylake/chip.h b/src/soc/intel/skylake/chip.h
index 59f75bf353d8..08d5d0f39873 100644
--- a/src/soc/intel/skylake/chip.h
+++ b/src/soc/intel/skylake/chip.h
@@ -283,7 +283,6 @@ struct soc_intel_skylake_config {
Display_Switchable,
} PrimaryDisplay;
u8 SkipExtGfxScan;
- u8 ScanExtGfxForLegacyOpRom;
/* GPIO IRQ Route The valid values is 14 or 15*/
u8 GpioIrqSelect;