summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/skylake/include
diff options
context:
space:
mode:
authorWei-Ning Huang <wnhuang@google.com>2017-04-22 19:01:44 +0800
committerAaron Durbin <adurbin@chromium.org>2017-05-08 06:10:12 +0200
commitd06e06c36feef6494694d34800fa0706f6c4ff11 (patch)
treebed94441dbe7b68f18a6abbab6286512c0f0296d /src/soc/intel/skylake/include
parent2abbbf15037bd4b1cd8323aa6cce21b148acc8c0 (diff)
downloadcoreboot-d06e06c36feef6494694d34800fa0706f6c4ff11.tar.gz
coreboot-d06e06c36feef6494694d34800fa0706f6c4ff11.tar.bz2
coreboot-d06e06c36feef6494694d34800fa0706f6c4ff11.zip
mb/google/reef: enable SAR and DSAR
Enable SAR and DSAR for reef. BUG=b:37612675 TEST=`emerge-reef coreboot` Change-Id: Ie0a59f8fcc9fb104328ee6d276ecab4193ec8eb8 Signed-off-by: Wei-Ning Huang <wnhuang@google.com> Reviewed-on: https://review.coreboot.org/19579 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/skylake/include')
0 files changed, 0 insertions, 0 deletions