diff options
| author | Julius Werner <jwerner@chromium.org> | 2021-04-12 17:00:16 -0700 |
|---|---|---|
| committer | Julius Werner <jwerner@chromium.org> | 2021-04-14 01:03:26 +0000 |
| commit | 43c9d709c75813276f166da8b6bc7bc220e5288d (patch) | |
| tree | e8d34d85dc8c16f4dd420d9f679834ebe2df1d4d /src/soc/intel/skylake/romstage/fsp_params.c | |
| parent | b3182fbb0021f725c302bf327663696ca0800a4d (diff) | |
| download | coreboot-43c9d709c75813276f166da8b6bc7bc220e5288d.tar.gz coreboot-43c9d709c75813276f166da8b6bc7bc220e5288d.tar.bz2 coreboot-43c9d709c75813276f166da8b6bc7bc220e5288d.zip | |
intel: fsp2_0: Move last pieces to new CBFS API
This patch ports the last remaining use of cbfs_boot_locate() in the
Intel FSP drivers to the new CBFS API. As a consequence, there is no
longer a reason for fsp_validate_component() to operate on rdevs, and
the function is simplified to take a direct void pointer and size to a
memory-mapping of the FSP blob instead.
Signed-off-by: Julius Werner <jwerner@chromium.org>
Change-Id: If1f0239eefa4542e4d23f6e2e3ff19106f2e3c0d
Reviewed-on: https://review.coreboot.org/c/coreboot/+/52281
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/skylake/romstage/fsp_params.c')
0 files changed, 0 insertions, 0 deletions